

**MOTOROLA  
SEMICONDUCTOR**  
TECHNICAL DATA


**Octal 3-State Noninverting  
Buffer/Line Driver/Line Receiver  
with LSSTL-Compatible Inputs  
High-Performance Silicon-Gate CMOS**

The HCT241 is identical in pinout to the LS241. This device may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs. The HCT241 is an octal noninverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The device has non-inverted outputs and two output enables. Enable A is active-low and Enable B is active-high.

The HCT241 is similar in function to the HCT244. See also HCT240.

- Output Drive Capability: 15 LSSTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1  $\mu$ A
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 118 FETs or 29.5 Equivalent Gates

**MC54/74HCT241**




**ORDERING INFORMATION**

MC74HCTXXXN	Plastic
MC54HCTXXXJ	Ceramic
MC74HCTXXXDW	SOIC

$T_A = -55^\circ$  to  $125^\circ\text{C}$  for all packages.  
Dimensions in Chapter 7.

**LOGIC DIAGRAM**



**PIN ASSIGNMENT**

ENABLE A	1	20	V <sub>CC</sub>
A1	2	19	ENABLE B
YB4	3	18	YA1
A2	4	17	B4
YB3	5	16	YA2
A3	6	15	B3
YB2	7	14	YA3
A4	8	13	B2
YB1	9	12	YA4
GND	10	11	B1

5

**FUNCTION TABLE**

Inputs		Output
Enable A	A	YA
L	L	L
L	H	H
H	X	Z
Inputs		Output
Enable B	B	YB
H	L	L
H	H	H
L	X	Z

Z=high impedance  
X=don't care

NOT RECOMMENDED FOR NEW DESIGN.

**MOTOROLA HIGH-SPEED CMOS LOGIC DATA**

## MC54/74HCT241

## MAXIMUM RATINGS\*

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	-1.5 to V <sub>CC</sub> +1.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>in</sub>	DC Input Current, per Pin	±20	mA
I <sub>out</sub>	DC Output Current, per Pin	±35	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±75	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package‡	750 500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range GND ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>CC</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	0	600	ns

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limit			Unit
				25°C to -55°C	≤ 85°C	≤ 125°C	
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>out</sub> =0.1 V or V <sub>CC</sub> -0.1 V  I <sub>out</sub>  ≤20 μA	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage	V <sub>out</sub> =0.1 V or V <sub>CC</sub> -0.1 V  I <sub>out</sub>  ≤20 μA	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	V <sub>in</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>  ≤20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		V <sub>in</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>  ≤6.0 mA	4.5	3.98	3.84	3.70	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	V <sub>in</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>  ≤20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		V <sub>in</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>  ≤6.0 mA	4.5	0.26	0.33	0.40	
I <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> =V <sub>CC</sub> or GND	5.5	±0.1	±1.0	±1.0	μA
I <sub>OZ</sub>	Maximum Three-State Leakage Current	Output in High-Impedance State V <sub>in</sub> =V <sub>IL</sub> or V <sub>IH</sub> V <sub>out</sub> =V <sub>CC</sub> or GND	5.5	±0.5	±5.0	±10.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>in</sub> =V <sub>CC</sub> or GND I <sub>out</sub> =0 μA	5.5	8	80	160	μA
ΔI <sub>CC</sub>	Additional Quiescent Supply Current	V <sub>in</sub> =2.4 V, Any One Input V <sub>in</sub> =V <sub>CC</sub> or GND, Other Inputs I <sub>out</sub> =0 μA	5.5	≥ -55°C	26°C to 125°C	mA	
				2.9	2.4		

## NOTES:

1. Information on typical parametric values can be found in Chapter 4.
2. Total Supply Current = I<sub>CC</sub> + ΣΔI<sub>CC</sub>.

## MC54/74HCT241

AC ELECTRICAL CHARACTERISTICS ( $V_{CC}=5.0\text{ V} \pm 10\%$ ,  $C_L=50\text{ pF}$ , Input  $t_r=t_f=6\text{ ns}$ )

Symbol	Parameter	Guaranteed Limit			Unit
		25°C to -55°C	≤ 85°C	≤ 125°C	
$t_{PLH}$ , $t_{PHL}$	Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 3)	25	31	38	ns
$t_{PLZ}$ , $t_{PHZ}$	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	30	38	45	ns
$t_{PZL}$ , $t_{PZH}$	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	30	38	45	ns
$t_{TLH}$ , $t_{THL}$	Maximum Output Transition Time, Any Output (Figures 1 and 3)	12	15	18	ns
$C_{in}$	Maximum Input Capacitance	10	10	10	pF
$C_{out}$	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	15	pF

## NOTES:

1. For propagation delays with loads other than 50 pF, see Chapter 4.
2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Enabled Output) Used to determine the no-load dynamic power consumption: $P_D = CPD V_{CC}^2 f + I_{CC} V_{CC}$ For load considerations, see Chapter 4.	Typical @ 25°C, $V_{CC}=5.0\text{ V}$	
		55	pF

## SWITCHING WAVEFORMS




Figure 1






Figure 2



\*Includes all probe and jig capacitance.

Figure 3. Test Circuit



\*Includes all probe and jig capacitance.

Figure 4. Test Circuit

## MOTOROLA HIGH-SPEED CMOS LOGIC DATA

## MC54/74HCT241

## LOGIC DETAIL

