
4-Ch. 5-Level $\pm 80V$ High-Voltage Ultrasound Pulser with T/R Switches

Features

- Power Sequencing Free 5 Output Levels including RTZ (Return-to-Zero)
- -44 dB Single-Cycle Pulse-Inversion Second Harmonic Distortion (HD2) at 5 MHz
- Output Voltage up to $\pm 80V$
- $\pm 2.5A$ Peak Output Current
- ± 300 mA Current from V_{PP1}/V_{NN1} in CW Mode-0
- Integrated T/R Switch & RX Damper Switch
- Bleeder Switches Achieve True Zero during RTZ
- Supports Both Transparent and Re-Timing Mode
- Re-Timing Clock Frequency Supports up to 220 MHz
- Built-In Output Protection Diodes and Clamp Diodes
- +2.5/+3.3V Input Logic
- Built-In CW Switches to Pair with External CW Transmitters (CW Mode-1)
- 9 mm x 9 mm 64-Lead VQFN Package

Applications

- Medical Ultrasound Imaging Systems
- NDT Ultrasound
- Piezoelectric or Capacitive Transducer Drivers

General Description

The HV7321 is a 4-channel, 5-level, ultrasound transmitter with built-in T/R switches, output protection diodes and clamp diodes. The HV7321 can provide up to $\pm 2.5A$ and the output voltage swing can be up to $\pm 80V$. The HV7321 supports both Transparent and Re-Timing mode. The re-timing clock frequency can support up to 220 MHz. The re-timing feature helps reduce the output jitter introduced by the driving the field-programmable gate array (FPGA).

The HV7321 has two different modes for CW transmission, CW-Mode 0 and CW-Mode 1.

In CW-Mode 0 (Mode = 0, PWS = 0), the V_{PP1} and V_{NN1} rails are used for CW transmission. The output current is reduced in CW Mode-0.


In CW-Mode 1, the HV7321 accepts the output of an external CW beamformer as CW source.

The HV7321 is LVCMOS 2.5V/3.3V input compatible, which can be interfaced with the FPGA directly.


The HV7321 is available in a 9 mm x 9 mm 64-Lead VQFN package.

HV7321


Package Types



HV7321 – Block Diagram



HV7321 – Typical Application Circuit



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Positive logic supply (V_{LL})	-0.5V to +5.5V
All I/O & CLK pin voltage (V_{IO})	-0.5V to +5.5V
Positive voltage supply (V_{DD})	-0.5V to +5.5V
Positive gate driver supply (V_{GP})	-0.5V to +13.5V
Negative gate driver supply (V_{GN})	-13.5V to +0.5V
High voltage positive supply ($V_{PP0,1}$)	-1.0V to +85V
High voltage negative supply ($V_{NN0,1,2}$)	-85V to +1.0V
CW input voltage (V_{CWIN})	-7.5V to +7.5V
TX pin voltage (V_{TX})	-85V to +85V
RX pin to GND voltage (V_{RX})	± 0.7 to ± 1.4 V
Operating temperature	0°C to +85°C
Storage temperature	-55°C to +150°C
Maximum junction temperature	+130°C
Maximum not-latch-up current	+100 mA
ESD Rating CW_{IN} , TX, V_{PP} , V_{NN} pins	± 500 V
ESD Rating – all other pins	± 2 kV

† **Notice:** Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Electrical specifications: $V_{LL} = +2.5$ V, $V_{DD} = +5.0$ V, $V_{PP0,1} = +80$ V, $V_{NN0,1,2} = -80$ V, $V_{GP} = +10$ V, $V_{GN} = -10$ V, $V_{SUB} = 0$ V, $PWS = OEN = REN = 1$, $T_A = 25^\circ\text{C}$, unless otherwise specified. Parameters in **Bold** apply over the operating temperature range of $T_A = T_J = 0$ to $+85^\circ\text{C}$.

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
Operating Supply Voltages						
Positive Logic Supply	V _{LL}	2.25	2.50	3.60	V	Note 1
Positive Voltage Supply	V _{DD}	4.75	5.0	5.25	V	Note 1
Positive Gate Driver Supply	V _{GP}	8.0	10	12	V	Note 1 See Table 3-1.
Negative Gate Driver Supply	V _{GN}	-12	-10	-8.0		
High Voltage Positive Supply	V _{PP0}	0	—	80	V	Note 1 Must be V _{PP0} ≥ V _{PP1}
	V _{PP1}	0	—	80		
High Voltage Negative Supply	V _{NN0}	-80	—	0	V	Note 1 Must be V _{NN0} ≤ V _{NN1}
	V _{NN1}	-80	—	0		
Operating Supply Current						
V _{LL} Quiescent Current	I _{LLQ}	—	0.06	0.7	μA	OEN = REN = 0
V _{DD} Quiescent Current	I _{DDQ}	—	30	80	μA	
V _{PP0} Quiescent Current	I _{PP0Q}	—	0.37	6	μA	
V _{NN0} Quiescent Current	I _{NN0Q}	-9	-0.78	—	μA	
V _{PP1} Quiescent Current	I _{PP1Q}	—	0.44	10	μA	
V _{NN1} Quiescent Current	I _{NN1Q}	-10	-1.46	—	μA	
V _{NN2} Quiescent Current	I _{NN2Q}	-7	-3.84	—	μA	

Note 1: Characterized only; not 100% tested in production.

2: Design guidance only.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical specifications: $V_{LL} = +2.5V$, $V_{DD} = +5.0V$, $V_{PP0,1} = +80V$, $V_{NN0,1,2} = -80V$, $V_{GP} = +10V$, $V_{GN} = -10V$, $V_{SUB} = 0V$, $PWS = OEN = REN = 1$, $T_A = 25^\circ C$, unless otherwise specified. Parameters in **Bold** apply over the operating temperature range of $T_A = T_J = 0$ to $+85^\circ C$.

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
V _{DD} Current	I _{DDEN}	—	0.9	1.0	mA	f = 0 MHz f _{CLK} = 0 MHz MODE = 0 or 1
V _{PP0} Current	I _{PP0EN}	—	0.1	0.13	mA	
V _{NN0} Current	I _{NN0EN}	-0.12	-0.1	—	mA	
V _{PP1} Current	I _{PP1EN}	—	0.1	0.13	mA	
V _{NN1} Current	I _{NN1EN}	-0.12	-0.1	—	mA	
V _{NN2} Current	I _{NN2EN}	-0.05	-0.03	—	mA	
V _{LL} Current with Re-Timing	I _{LLRT}	—	0.11	0.3	mA	f _{CLK} = 80 MHz
V _{DD} Current with Re-Timing	I _{DDRT}	—	7.08	8	mA	TX one-channel output, no load, continuous, Note 1
V _{LL} Max. Current of SEL = 0/1	I _{LL5}	—	23	40	μA	CLK = 0 PWS = 1 MODE = 0 I _{PP05} /I _{NN05} and I _{PP15} /I _{NN15} are calculated using TX one channel output continuous, no load, at 5 MHz.
V _{DD} Max. Current of SEL = 0/1	I _{DD5}	—	1.5	1.7	mA	
V _{GP} Max. Current of SEL = 0/1	I _{GP5}	—	2.6	4	mA	
V _{GN} Max. Current of SEL = 0/1	I _{GN5}	-14	-9	—	mA	
V _{PP0} Current of SEL = 0 ⁽¹⁾	I _{PP05}	—	136	146	mA	
V _{NN0} Current of SEL = 0 ⁽¹⁾	I _{NN05}	-132	-125	—	mA	
V _{PP1} Current of SEL = 1 ⁽¹⁾	I _{PP15}	—	148	158	mA	
V _{NN1} Current of SEL = 1 ⁽¹⁾	I _{NN15}	-150	-143	—	mA	
V _{GP} Current of SEL = 1	I _{GPCW}	—	1.0	2.0	mA	TX one-channel output 5 MHz, continuous, no load V _{PP1} /V _{NN1} = ±5V PWS = MODE = 0 CW Mode-0, Note 1
V _{GN} Current of SEL = 1	I _{GNCW}	-8.0	-5.0	—	mA	
V _{PP1} Current of SEL = 1	I _{PP1CW}	—	17	26	mA	
V _{NN1} Current of SEL = 1	I _{NN1CW}	-20	-15	—	mA	
CWSW High-Voltage Analog Switch						
CW Switch Input Voltage	V _{CWIN0-3}	-7.0	—	+7.0	V	
CWSW Analog Switch On-Resistance ⁽¹⁾	R _{CWSW}	—	26.5	35	Ω	I _{CWSW} = ±100 mA
TRSW Off Withstand Voltage	V _{CWSW}	-80	—	+80	V	I _{SW} = ±1.0 μA
CWSW Off Capacitance to GND	C _{CWSW}	—	5.0	—	pF	MODE = 1, 1 MHz, 0 dBm, DC 0V, Note 1
CWSW On Capacitance to GND		—	60	—		
CWSW Switching On Time	t _{CWSW}	—	800	1100	ns	50% MODE rise to CWSW on/off Note 1
CWSW Switching Off Time		—	66	90		
TX Output P-Channel MOSFET on V _{PP0}						
On-Resistance	R _{ON_P0}	—	8.5	19	Ω	I _{SD} = 100 mA
Peak Output Current	I _{OUT_P0}	1	1.5	—	A	V _{PP0} = +25V, R _L = 1.0Ω to GND Note 1
		2.0	2.8	—	A	V _{PP0} = +80V, R _L = 1.0Ω to GND Note 1

Note 1: Characterized only; not 100% tested in production.

Note 2: Design guidance only.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical specifications: $V_{LL} = +2.5V$, $V_{DD} = +5.0V$, $V_{PP0,1} = +80V$, $V_{NN0,1,2} = -80V$, $V_{GP} = +10V$, $V_{GN} = -10V$, $V_{SUB} = 0V$, $PWS = OEN = REN = 1$, $T_A = 25^\circ C$, unless otherwise specified. Parameters in **Bold** apply over the operating temperature range of $T_A = T_J = 0$ to $+85^\circ C$.

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
TX Output P-Channel MOSFET on V _{PP1}						
On-Resistance at PWS = 1	R _{ON_P1}	—	16	21	Ω	I _{SD} = 100 mA
On-Resistance at PWS = 0		—	33	43		
Peak Output Current at PWS = 1 ⁽¹⁾	I _{OUT_P1}	0.8	1.0	—	A	V _{PP0,1} = +25V, R _L = 1.0Ω to GND
		1.5	1.75	—		V _{PP0,1} = +80V, R _L = 1.0Ω to GND
Peak Output Current at PWS = 0 ⁽¹⁾		0.4	0.5	—		V _{PP0,1} = +25V, R _L = 1.0Ω to GND
		0.8	0.95	—		V _{PP0,1} = +80V, R _L = 1.0Ω to GND
TX Output N-Channel MOSFET on V _{NN0}						
On-Resistance	R _{ON_N0}	—	8	10	Ω	I _{SD} = 100 mA
Peak Output Current ⁽¹⁾	I _{OUT_N0}	-1.4	-1.7	—	A	V _{NN0} = -25V, R _L = 1.0Ω to GND
		-2.0	-2.3	—	A	V _{NN0} = -80V, R _L = 1.0Ω to GND
TX Output N-Channel MOSFET on V _{NN1}						
On-Resistance at PWS = 1	R _{ON_N1}	—	11	13	Ω	I _{SD} = 100 mA
On-Resistance at PWS = 0		—	36	45		
Peak Output Current at PWS = 1 ⁽¹⁾	I _{OUT_N1}	—	-1.2	-1.0	A	V _{NN0,1} = -25V, R _L = 1.0Ω to GND
		—	-1.6	-1.3		V _{NN0,1} = -80V, R _L = 1.0Ω to GND
Peak Output Current at PWS = 0 ⁽¹⁾		—	-0.4	-0.3		V _{NN0,1} = -25V, R _L = 1.0Ω to GND
		—	-0.55	-0.4		V _{NN0,1} = -80V, R _L = 1.0Ω to GND
TX Damping P-Channel MOSFET on GND						
On-Resistance	R _{ON_PDMP}	—	7.0	16	Ω	I _{SD} = 100 mA
Peak Output Current ⁽¹⁾	I _{OUT_PDMP}	2.3	2.7	—	A	R _L = 1.0Ω from -25V to TX
		2.3	2.8	—	A	R _L = 1.0Ω from -80V to TX
TX Damping N-Channel MOSFET on GND						
On-Resistance	R _{ON_NDMP}	—	7.0	16	Ω	I _{SD} = 100 mA
Peak Output Current ⁽¹⁾	I _{OUT_NDMP}	—	-2.0	-1.8	A	R _L = 1.0Ω from +25V to TX
		—	-2.3	-2.0	A	R _L = 1.0Ω from +80V to TX
RTZSW Auto Bleed High-Voltage Analog Switch						
RTZSW On-Resistance ⁽¹⁾	R _{RTZSW}	—	238	270	Ω	I _{SD} = ±1.0 mA
RTZSW Off Withstand Voltage ⁽¹⁾	V _{RTZSW}	-80	—	+80	V	I _{SW} = ±100 μA
TX OUTPUT Isolation Diodes and Bleed Resistor						
Diode Forward Voltage	V _F	—	0.96	1.9	V	I _{FM} = 300 mA, Note 1
Forward Continuous Current	I _{FM}	—	300	—	mA	Note 2
Peak Forward Pulse Current	I _{FSM}	—	3.0	—	A	PW = 50 ns, Note 2
Total Capacitance of 2-diode	C _T	—	3.5	—	pF	at 1 MHz, 1 dBm, 0V DC, Note 2
TX/RX Bleed Resistor to GND	R _b	11	15	20	kΩ	Note 1

Note 1: Characterized only; not 100% tested in production.

2: Design guidance only.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical specifications: $V_{LL} = +2.5V$, $V_{DD} = +5.0V$, $V_{PP0,1} = +80V$, $V_{NN0,1,2} = -80V$, $V_{GP} = +10V$, $V_{GN} = -10V$, $V_{SUB} = 0V$, $PWS = OEN = REN = 1$, $T_A = 25^\circ C$, unless otherwise specified. Parameters in **Bold** apply over the operating temperature range of $T_A = T_J = 0$ to $+85^\circ C$.

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
TRSW and RXDMP Switches						
TRSW Analog Switch On-Resistor	R _{TRSW}	—	18	22	Ω	I _{TRSW} = ±1.0 mA Note 1
TRSW Off Withstand Voltage	V _{TRSW}	-80	—	+80	V	I _{SW} = ±100 μA, Note 1
RX to GND Protection Diode	V _F	—	1.5	2.2	V	I _F = ±100 mA, Note 1
RXDMP Switch On-Resistance	R _{RXDMP}	—	17	21	Ω	I _{SD} = ±1.0 mA, Note 1
RX Pin to GND Capacitance	C _{RXG}	—	—	7.0	pF	1 MHz, 1 dBm, 0V DC, Note 2
Built-In Gate Drive Voltage Linear Regulators						
Output P-Channel Gate Drive Voltage Referenced to V _{PP0}	V _{PF0}	-5.2	-4.6	-3.8	V	V _{GN} - V _{PP0} < -10V
Output P-Channel Gate Drive Voltage Referenced to V _{PP1}	V _{PF1}	-5.2	-4.6	-3.8	V	V _{GN} - V _{PP1} < -10V
Output N-Channel Gate Drive Voltage Referenced to V _{NN0}	V _{NF0}	3.3	4.2	5.2	V	V _{GP} - V _{NN0} > 10V
Output N-Channel Gate Drive Voltage Referenced to V _{NN1}	V _{NF1}	3.3	4.2	5.2	V	V _{GP} - V _{NN1} > 10V
Output N-Channel Gate Drive Voltage Referenced to GND	V _{POS}	3.2	4.2	5.2	V	
Output P-Channel Gate Drive Voltage Referenced to GND	V _{NEG}	-5.2	-4.5	-3.8	V	
Dropout Voltage of (V _{PP0} - V _{GN})	V _{DOPF0}	-2.9	-2.6	-2.4	V	
Dropout Voltage of (V _{PP1} - V _{GN})	V _{DOPF1}	-2.9	-2.6	-2.4	V	
Dropout Voltage of (V _{GP} - V _{NN0})	V _{DONF0}	3.0	3.3	3.6	V	
Dropout Voltage of (V _{GP} - V _{NN1})	V _{DONF1}	3.0	3.3	3.6	V	
Dropout Voltage of (V _{NEG} - V _{GN})	V _{DONEG}	2.9	3.3	3.5	V	
Dropout Voltage of (V _{GP} - V _{POS})	V _{DOPOS}	-2.8	-2.6	-2.4	V	
Logic & Clock Input Characteristics						
Input Logic Low Voltage	V _{IL}	0	—	0.2 V _{LL}	V	
Input Logic High Voltage	V _{IH}	0.8 V _{LL}	—	V _{LL}	V	
Input Logic Low Current	I _{IL}	-1.0	—	—	μA	Note 1
Input Logic High Current	I _{IH}	—	—	1.0	μA	Note 1
Input Capacitance	C _{IN}	—	2.0	3.0	pF	Note 2
OEN Switching On Time	t _{OEN}	—	200	—	μs	50% OEN rise to TX ready, Note 2
OEN Switching Off Time		—	20	—	ns	50% OEN fall to TX all output FETs on HV rails are off, Note 1
Thermal protection OTP _N & UVLO						
OTP _N Output Max. Pull-Up	V _{OH}	—	—	5.25	V	
OTP _N Output Low Max. Voltage	V _{OL}	—	—	0.1	V	at 100 μA
		—	—	0.4	V	at 4.0 mA
OTP _N Output High Current	I _{OFF}	—	—	15	μA	25°C, at 5.25V pull-up, Note 1

Note 1: Characterized only; not 100% tested in production.

2: Design guidance only.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical specifications: $V_{LL} = +2.5V$, $V_{DD} = +5.0V$, $V_{PP0,1} = +80V$, $V_{NN0,1,2} = -80V$, $V_{GP} = +10V$, $V_{GN} = -10V$, $V_{SUB} = 0V$, $PWS = OEN = REN = 1$, $T_A = 25^\circ C$, unless otherwise specified. Parameters in **Bold** apply over the operating temperature range of $T_A = T_J = 0$ to $+85^\circ C$.

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions	
Thermal Shutdown Trip Point	T _{TRIP}	125	138	160	°C	OTP _N = LO when thermal shut-down occurs, Note 1	
Thermal Shutdown Hysteresis	T _{HYS}	—	38	—	°C		
V _{DD} OK On Voltage	V _{DDUVON}	3.45	3.7	4.05	V	Note 1	
V _{DD} UVLO Trip Voltage	V _{DDUVOFF}	3.05	3.4	3.85			
V _{LL} OK On Voltage	V _{LLUVON}	1.59	1.7	1.81			
V _{LL} UVLO Trip Voltage	V _{LLUVOFF}	1.39	1.6	1.71			
TX Output HD2 & Timing Characteristics							
Second Harmonic Distortion	HD2	—	-44	-40	dB	V _{PP0} /V _{NN0} = ±70V launched in 100 μs apart, with load of 220 pF//1k (Second Harmonic Distortion). HD2, single-cycle inverting 5.0 MHz Note 1	
Output Rise Time from 0V to V _{PP0}	t _{r1}	—	10	12	ns		
Output Fall Time from 0V to V _{NN0}	t _{f1}	—	10	12			
Output Rise Time from V _{NN0} to V _{PP0}	t _{r2}	—	17	19			
Output Fall Time from V _{PP0} to V _{NN0}	t _{f2}	—	17	19			
Output Rise Time from V _{NN0} to 0V	t _{r3}	—	10	13.5			
Output Fall Time from V _{PP0} to 0V	t _{f3}	—	10	13.5			
Propagation Delay Rise Time 1	t _{dr1}	—	16	18	ns	All these tr,tf,td values, at V _{PP0,1} /V _{NN0,1} = ±70V, 220 pF//1k Note 1	
Propagation Delay Fall Time 1	t _{df1}	—	16	18			
Propagation Delay Rise Time 2	t _{dr2}	—	17.5	19			
Propagation Delay Fall Time 2	t _{df2}	—	17.5	19			
Propagation Delay Rise Time 3	t _{dr3}	—	14	16			
Propagation Delay Fall Time 3	t _{df3}	—	14	16			
Output Rise Time from 0V to V _{PP1}	t _{r4}	—	15	17	ns	All these tr,tf,td values at V _{PP0,1} /V _{NN0,1} = ±70V, 220 pF//1k Note 1	
Output Fall Time from 0V to V _{NN1}	t _{f4}	—	15	17			
Output Rise Time from V _{NN1} to V _{PP1}	t _{r5}	—	24	27			
Output Fall Time from V _{PP1} to V _{NN1}	t _{f5}	—	24	27			
Output Rise Time from V _{NN1} to 0V	t _{r6}	—	10	13			
Output Fall Time from V _{PP1} to 0V	t _{f6}	—	10	13			
Propagation Delay Rise Time 4	t _{dr4}	—	15	17	ns		
Propagation Delay Fall Time 4	t _{df4}	—	15	17			
Propagation Delay Rise Time 5	t _{dr5}	—	16	18			
Propagation Delay Fall Time 5	t _{df5}	—	16	18			
Propagation Delay Rise Time 6	t _{dr6}	—	15	17			
Propagation Delay Fall Time 6	t _{df6}	—	15	17			
Delay Time Matching with SEL = L	Δt _{d1}	—	1.5	2.0	ns	P to N, ch.-to-ch. matching in IC, typ. at V _{PP0,1} /V _{NN0,1,2} = ±70V, 220 pF//1k, Note 1	
Delay Time Matching with SEL = H	Δt _{d2}	—	1.5	2.0	ns		

Note 1: Characterized only; not 100% tested in production.

2: Design guidance only.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical specifications: $V_{LL} = +2.5V$, $V_{DD} = +5.0V$, $V_{PP0,1} = +80V$, $V_{NN0,1,2} = -80V$, $V_{GP} = +10V$, $V_{GN} = -10V$, $V_{SUB} = 0V$, $PWS = OEN = REN = 1$, $T_A = 25^\circ C$, unless otherwise specified. Parameters in **Bold** apply over the operating temperature range of $T_A = T_J = 0$ to $+85^\circ C$.

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
TRSW Switch On Delay Time	t_{TRSW}	130	180	230	ns	From POS = 0 & NEG = 0, Note 1
TRSW Switch Off Delay Time		8	12	16	ns	From POS = 1 or NEG = 1, Note 1
RTZSW Switch On Delay Time	t_{RTZSW}	130	180	240	ns	From POS = 0 & NEG = 0, Note 1
RTZSW Switch Off Delay Time		11	21	31	ns	From POS = 1 or NEG = 1, Note 1
RXDMP Damp Switch On Delay Time	t_{RXDMP}	3	10	15	ns	From POS = 1 or NEG = 1, Note 1
RXDMP Damp Switch Off Delay Time		0.55	1.4	2.35	us	From POS = 0 & NEG = 0, Note 1
PWS = 0 to 1 Mode Change Time	t_{MC}	—	220	—	ns	Note 2
Output Max. Frequency Range	f_{OUT}	—	20	—	MHz	100Ω resistor load, Note 2
Re-Timing Clock Frequency	f_{CLK}	10	—	220	MHz	Note 2
Re-Timing Clock Rise & Fall Times	t_{RC}, t_{FC}	—	0.5	5.0	ns	Note 2
Set-Up Time, POS/NEG to CLK	t_{SU}	2.0	—	—	ns	Note 2
Hold Time, CLK to POS/NEG	t_H	1.0	—	—	ns	Note 2
Clock Time Low ⁽²⁾	t_{CLK_LO}	2.0	—	100	ns	CLK input must be activated before POS and NEG inputs are high. CLK input must be deactivated after POS and NEG inputs are low.
Clock Time High ⁽²⁾	t_{CLK_HI}	2.0	—	100		
Clock Recognition Time ⁽¹⁾	t_{CLK_REC}	—	2.0	—		
Clock Release Time ⁽¹⁾	t_{CLK_RLS}	150	330	500		

Note 1: Characterized only; not 100% tested in production.

Note 2: Design guidance only.

TEMPERATURE CHARACTERISTICS

Unless otherwise indicated, all parameters apply with $V_{LL} = +2.5V$, $V_{DD} = +5.0V$, $V_{PP0,1} = +80V$, $V_{NN0,1,2} = -80V$, $V_{GP} = +10V$, $V_{GN} = -10V$, $V_{SUB} = 0V$, $OEN = REN = 1$

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Operating Ambient Temperature Range	T_{OA}	0	—	+85	$^\circ C$	
Storage Temperature Range	T_{ST}	-55	—	+150	$^\circ C$	
Maximum Junction Temperature	T_J	—	—	+130	$^\circ C$	
Total Power Dissipation	PD	—	3.0	—	W	
Thermal Package Resistances (64LD 9 mm x 9 mm VQFN)						
Junction-to-Ambient Thermal Resistance	θ_{JA}	—	16.3	—	$^\circ C/W$	JEDEC (2S2P) 4L PCB 114.3 mm x 76.2 mm x 1.6 mm $T_A = 85^\circ C$
Junction-to-Board Thermal Resistance	θ_{JB}	—	2.55	—	$^\circ C/W$	JEDEC (2S2P) 4L PCB 114.3 mm x 76.2 mm x 1.6 mm $T_A = 85^\circ C$
Junction-to-Case Top Thermal Resistance	θ_{JC}	—	0.2	—	$^\circ C/W$	JEDEC (2S2P) 4L PCB 114.3 mm x 76.2 mm x 1.6 mm $T_A = 85^\circ C$

TABLE 1-1: INPUT OUTPUT LOGIC TRUTH TABLE (TRANSPARENT, CLK = 0)

Function	OTP _N	Logic Inputs							TX Output	RTZSW & TRSW	CWSW	RXDMP
		OEN	MODE	PWS	CLK	SEL	NEG	POS				
Pulsed-Echo Mode ⁽¹⁾	1	1	0	1	0	0	0	0	RTZ	OFF	OFF	ON
	1	1	0	1	0	0	0	1	V _{PP0}	OFF	OFF	ON
	1	1	0	1	0	0	1	0	V _{NN0}	OFF	OFF	ON
	1	1	0	1	0	0	1	1	RTZ+ ⁽⁴⁾	ON	OFF	OFF
	1	1	0	1	0	1	0	0	RTZ	OFF	OFF	ON
	1	1	0	1	0	1	0	1	V _{PP1}	OFF	OFF	ON
	1	1	0	1	0	1	1	0	V _{NN1}	OFF	OFF	ON
	1	1	0	1	0	1	1	1	high Z	OFF	OFF	ON
CW Mode-0 ⁽²⁾	1	1	0	0	0	0	0	0	RTZ	OFF	OFF	ON
	1	1	0	0	0	0	0	1	V _{PP0}	OFF	OFF	ON
	1	1	0	0	0	0	1	0	V _{NN0}	OFF	OFF	ON
	1	1	0	0	0	0	1	1	RTZ+ ⁽⁴⁾	ON	OFF	OFF
	1	1	0	0	0	1	0	0	RTZ	OFF	OFF	ON
	1	1	0	0	0	1	0	1	V _{PP1}	OFF	OFF	ON
	1	1	0	0	0	1	1	0	V _{NN1}	OFF	OFF	ON
	1	1	0	0	0	1	1	1	high Z	OFF	OFF	ON
CW Mode-1 ⁽³⁾	1	1	1	x	x	other than 011			high Z	OFF	ON	ON
						0	1	1	RTZ+ ⁽⁴⁾	ON	OFF	OFF
Device Disabled	x	0	x	x	x	x	x	x	high Z	OFF	OFF	ON
Thermal Protection Activated	0	x	x	x	x	x	x	x	high Z	OFF	OFF	ON

- Note**
- 1: In Pulsed-Echo mode, low duty cycle must be used due to the IC power dissipation limit.
 - 2: When PWS = 0, V_{PP1}/V_{NN1} output current is reduced for low-voltage CW mode-0. V_{PP0}/V_{NN0} output current is unaffected when PWS = 1, as in Pulsed-Echo mode.
 - 3: In CW MODE = 1, the CWSW is turned on to use external CW waveform at CW_{IN}, if the channel SEL = NEG = POS = 0.
 - 4: When SEL = 0, NEG = 1, POS = 1, the channel is in Receiving mode (RTZ+).

TABLE 1-2: INPUT OUTPUT LOGIC TRUTH TABLE (WITH CLK RE-TIMING, CLK ≥ 10MHZ)

Function	OTP _N	Logic Inputs							TX Output	RTZSW & TRSW	CWSW	RXDMP
		OEN	MODE	PWS	CLK	SEL	NEG	POS				
Pulsed-Echo Mode ⁽¹⁾	1	1	0	1	↑	0	0	0	RTZ	OFF	OFF	ON
	1	1	0	1	↑	0	0	1	V _{PP0}	OFF	OFF	ON
	1	1	0	1	↑	0	1	0	V _{NN0}	OFF	OFF	ON
	1	1	0	1	↑	0	1	1	RTZ+ ⁽⁴⁾	ON	OFF	OFF
	1	1	0	1	↑	1	0	0	RTZ	OFF	OFF	ON
	1	1	0	1	↑	1	0	1	V _{PP1}	OFF	OFF	ON
	1	1	0	1	↑	1	1	0	V _{NN1}	OFF	OFF	ON
	1	1	0	1	↑	1	1	1	high Z	OFF	OFF	ON
CW Mode-0 ⁽²⁾	1	1	0	0	↑	0	0	0	RTZ	OFF	OFF	ON
	1	1	0	0	↑	0	0	1	V _{PP0}	OFF	OFF	ON
	1	1	0	0	↑	0	1	0	V _{NN0}	OFF	OFF	ON
	1	1	0	0	↑	0	1	1	RTZ+ ⁽⁴⁾	ON	OFF	OFF
	1	1	0	0	↑	1	0	0	RTZ	OFF	OFF	ON
	1	1	0	0	↑	1	0	1	V _{PP1}	OFF	OFF	ON
	1	1	0	0	↑	1	1	0	V _{NN1}	OFF	OFF	ON
	1	1	0	0	↑	1	1	1	high Z	OFF	OFF	ON
CW Mode-1 ⁽³⁾	1	1	1	x	x	other than 011			high Z	OFF	ON	ON
						0	1	1	RTZ+ ⁽⁴⁾	ON	OFF	OFF
Device Disabled	x	0	x	x	x	x	x	x	high Z	OFF	OFF	ON
Thermal Protection Activated	0	x	x	x	x	x	x	x	high Z	OFF	OFF	ON

Note 1: In Pulsed-Echo mode, low duty cycle must be used due to the IC power dissipation limit.
2: When PWS = 0, V_{PP1}/V_{NN1} output current is reduced for low-voltage CW mode-0. V_{PP0}/V_{NN0} output current is unaffected when PWS = 1, as in Pulsed-Echo mode.
3: In CW MODE = 1, the CWSW is turned on to use external CW waveform at CWIN, if the channel SEL = NEG = POS = 0.
4: When SEL = 0, NEG = 1, POS = 1, the channel is in Receiving mode (RTZ+).

1.1 TYPICAL TIMING DIAGRAMS

Figure 1-1 shows the timing of control inputs and RTZ, T/R and RXDMP switches per each channel of the HV7321.

Upon the completion of a receiving period, an RTZ period (SEL, NEG, POS = 000) should be asserted before transmitting again.




FIGURE 1-1: Logic Input Timing Diagram.




FIGURE 1-2: TX Output Timing Diagram.




FIGURE 1-3: Timing Diagram of HV7321 TX Output and Switches in CW Mode-1 Driven by External CW Source.

HV7321

NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: I_{LLQ} vs. Temperature.




FIGURE 2-4: I_{DDQ} vs. Temperature.




FIGURE 2-2: I_{PP0Q} vs. Temperature.




FIGURE 2-5: I_{NN0Q} vs. Temperature.




FIGURE 2-3: I_{PP1Q} vs. Temperature.




FIGURE 2-6: I_{NN1Q} vs. Temperature.




FIGURE 2-7: TX Output Waveform, 1-Cycle 5 MHz with 220 pF//1K Load.




FIGURE 2-8: TX Output HD2, 1-Cycle Inverting, 5 MHz with 220pF//1K Load.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 3-1](#).

TABLE 3-1: PIN FUNCTION TABLE

Pin	Symbol	Description
1	CW _{IN0}	External CW input for channel 0
2	SEL1	SEL input logic pin selects transmission high-voltage rails for channel 1. If SEL = 0, select V _{PP0} /V _{NN0} . If SEL = 1, select V _{PP1} /V _{NN1} . See Table 1-1 .
3	NEG1	NEG input logic pin turns on/off corresponding output N-channel MOSFET for channel 1. See Table 1-1 .
4	POS1	POS input logic pin turns on/off corresponding output P-channel MOSFET for channel 1. See Table 1-1 .
5	CW _{IN1}	External CW input for channel 1
6	OEN	Output enable logic input pin. When OEN = V _{LL} , the transmitter outputs are enabled. When OEN = 0, the transmitter outputs are disabled.
7	PWS	Logic input pin. When PWS = 0, the output FETs for V _{PP1} and V _{NN1} are scaled down to reduce the output current for CW Mode-0.
8	CLK	Re-timing clock input pin. Connect CLK to ground for transparent mode.
9, 22, 59	GND	Ground
10	V _{LL}	Input logic power supply pin
11	REN	Enable pin for the built-in voltage regulators. See section Section 4.3 “Operation Modes” for details.
12	SEL2	SEL input logic pin selects transmission high-voltage rails for channel 2. If SEL = 0, select V _{PP0} /V _{NN0} . If SEL = 1, select V _{PP1} /V _{NN1} . See Table 1-1 .
13	NEG2	NEG input logic pin turns on/off corresponding output N-channel MOSFET for channel 2. See Table 1-1 .
14	POS2	POS input logic pin turns on/off corresponding output P-channel MOSFET for channel 2. See Table 1-1 .
15	CW _{IN2}	External CW input for channel 2
16	SEL3	SEL input logic pin selects transmission high-voltage rails for channel 3. If SEL = 0, select V _{PP0} /V _{NN0} . If SEL = 1, select V _{PP1} /V _{NN1} . See Table 1-1 .
17	NEG3	NEG input logic pin turns on/off corresponding output N-channel MOSFET for channel 3. See Table 1-1 .
18	POS3	POS input logic pin turns on/off corresponding output P-channel MOSFET for channel 3. See Table 1-1 .
19	CW _{IN3}	External CW input for channel 3
20	OTP _N	Temperature sensor open drain output
21, 60	V _{DD}	+5V supply
23	V _{GP}	+10V supply pin for the linear regulator
24, 25, 56, 57	V _{PP0}	Positive high-voltage supply pin. V _{PP0} must be equal to or greater than V _{PP1} .
26, 55	C _{PF0}	Internal linear regulator output pin. Connect 2 μ F 10V capacitor to V _{PP0} .
27, 54	C _{NF0}	Internal linear regulator output pin. Connect 2 μ F 10V capacitor to V _{NN0} .
28, 29, 52, 53	V _{NN0}	Negative high-voltage supply pin. V _{NN0} must be equal to or more negative than V _{NN1,2} .
30, 51	V _{NN2}	Negative high-voltage supply pin. V _{NN2} connects to the most negative supply rail.
31, 50	V _{NN1}	Negative high-voltage supply pin. V _{NN1} must be equal to or less negative than V _{NN0} .
32, 49	C _{NF1}	Internal linear regulator output pin. Connect 2 μ F 10V capacitor to V _{NN1} .
33, 48	C _{PF1}	Internal linear regulator output pin. Connect 2 μ F 10V capacitor to V _{PP1} .
34, 47	V _{PP1}	Positive high voltage supply V _{PP1} . Must be equal to or lower than V _{PP0} .
35	TX3	Channel 3 transmitter output pin

TABLE 3-1: PIN FUNCTION TABLE (CONTINUED)

Pin	Symbol	Description
36	RX3	Channel 3 T/R switch output
37, 44	R _{GND}	Power ground
38	RX2	Channel 2 T/R switch output
39	TX2	Channel 2 transmitter output pin
40	C _{NEG}	Internal linear regulator output pin. Connect 1 μ F 10V capacitor to GND.
41	C _{POS}	Internal linear regulator output pin. Connect 1 μ F 10V capacitor to GND.
42	TX1	Channel 1 transmitter output pin
43	RX1	Channel 1 T/R switch output
45	RX0	Channel 0 T/R switch output
46	TX0	Channel 0 transmitter output pin
58	V _{GN}	-10V supply pin for the linear regulator
61	MODE	CW Mode selection pin. See section Section 4.3 “Operation Modes” .
62	SEL0	SEL input logic pin selects transmission high-voltage rails for channel 0. If SEL = 0, select V _{PP0} /V _{NN0} . If SEL = 1, select V _{PP1} /V _{NN1} . See Table 1-1 .
63	NEG0	NEG input logic pin turns on/off corresponding output N-channel MOSFET for channel 0. See Table 1-1 .
64	POS0	POS input logic pin turns on/off corresponding output P-channel MOSFET for channel 0. See Table 1-1 .
Thermal Pad	V _{SUB}	Connect to ground.

4.0 DEVICE DESCRIPTION

4.1 Overview

The HV7321 is a 4-channel, 5-level ultrasound transmitter with built-in T/R switches, output protection diodes and clamp diodes.

The HV7321 can provide up to $\pm 2.6A$ and the output voltage swing can be up to $\pm 80V$.

The HV7321 supports both Transparent and Re-Timing mode. The re-timing clock frequency can support up to 220 MHz. The re-timing feature helps reduce the output jitter introduced by the driving FPGA.

4.2 Recommended Power-up Sequence

Powering up/down in any arbitrary sequence will not cause any damage to the device. The powering-up sequences in Table 4-1 are only recommended in order to minimize possible in-rush current. Figure 4-1 shows the timing diagram of related signals.

TABLE 4-1: POWER-UP SEQUENCE

Step	Power-Up Description
1	V_{LL} ON with logic signal low
2	V_{DD} , V_{GP} and V_{GN} ON
3	REN = 1
4	$V_{PP0,1}$ and $V_{NN0,1}$ ON
5	OEN = 1 & Logic control signal active




FIGURE 4-1: Power-On Events and Power-Saving Time Diagram.

4.3 Operation Modes

There are five modes of operation: Device Disabled, Output Disabled, Pulsed-Echo Mode, CW Mode-0 and CW Mode-1.

4.3.1 DEVICE ENABLE MODE

In Device Disabled mode, the regulators are turned off when REN is low. The regulators are ON when REN = V_{LL} . All regulators are ON except V_{NEG} and V_{POS} for power saving when REN = 1. When REN is low, OEN = X (OEN = 1 or 0) since device is disabled. Refer to Table 4-2.

TABLE 4-2: REN & OEN LOGIC INPUTS

REN	OEN	Device	TX Output
0	X	Disabled	high Z
1	0	Enabled	high Z
1	1	Enabled	ON

4.3.2 OUTPUT HIGH Z MODE

In Output Disabled mode, regulators are enabled REN = 1 and OEN = 0 (Output Enable logic input) and output pins (TX0-3) are in high Z state. OEN = 1 enables the outputs.

4.3.3 PULSED-ECHO MODE

Pulsed-Echo mode (B-mode) enables the 5-level waveform generation. OEN = 1, MODE = 0, and PWS = 1 enable Pulsed-Echo mode after HV7321 powers on. SEL/NEG/POS inputs of desired channel determine the corresponding TX Output pulse.

4.4 High Temperature Protection

When overtemperature is detected, OTPN = 0 and all outputs are high Z regardless of OEN and the other logic control inputs. [Table 4-4](#) shows the relationship between REN, OEN inputs, OTPN output, and the corresponding device status.

TABLE 4-4: REN, OEN, OTP_N VS. DEVICE STATUS


OTPN	REN	OEN	Device	TX Output
0	0	X	Disabled	high Z
0	1	X	Enabled	high Z
1	0	X	Disabled	high Z
1	1	0	Enabled	high Z
1	1	1	Enabled	ON

NOTES:


5.0 PACKAGING INFORMATION

5.1 Package Marking Information

64-Lead VQFN (9 x 9 x 1.0 mm)



Example



Legend: XX...X Product Code or Customer-specific information

Y Year code (last digit of calendar year)

YY Year code (last 2 digits of calendar year)

WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


(e3) Pb-free JEDEC designator for Matte Tin (Sn)

*This package is Pb-free. The Pb-free JEDEC designator () (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

64-Lead QFN Package Outline (K6)

9.00x9.00mm body, 1.00mm height (max), 0.50mm pitch



Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging.

Notes:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
3. The inner tip of the lead may be either rounded or square.

Symbol		A	A1	A3	b	D	D2	E	E2	e	L	L1	θ
Dimension (mm)	MIN	0.80	0.00	0.20 REF	0.18	8.85*	6.00	8.85*	6.00	0.50 BSC	0.30	0.00	0°
	NOM	0.90	0.02		0.25	9.00	7.70*	9.00	7.70*		0.40	-	-
	MAX	1.00	0.05		0.30	9.15*	7.80 _f	9.15*	7.80 _f		0.50	0.15	14°

JEDEC Registration MO-220, Variation VMMD-4, Issue K, June 2006.

* This dimension is not specified in the JEDEC drawing.

† This dimension differs from the JEDEC drawing.

Drawings are not to scale.

APPENDIX A: REVISION HISTORY

Revision A (October 2016)

- Original Release of this Document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>		XX	-X
Device		Package	Environmental
Device:		HV7321: 4-Ch. 5-Level $\pm 80V$ High-Voltage Ultrasound Pulser with T/R Switches	
Package:		K6 = Very Thin Plastic Quad Flat Pack, No Lead Package, 9.00 x9.00 x1.0 mm Body, 0.50 mm Pitch, 64-Lead (VQFN)	
Environmental:		G = Lead (Pb)-free/ROHS-compliant package	

Examples:

- a) HV7321K6-G: 4-Ch. 5-Level $\pm 80V$ High-Voltage Ultrasound Pulser with T/R Switches
64LD 9x9 mm VQFN package

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949 ==

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Klear, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQL, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-1033-1

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon

Hong Kong
Tel: 852-2943-5100
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115
Fax: 86-571-8792-8116

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-3019-1500

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7828

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Dusseldorf
Tel: 49-2129-3766400

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Venice
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Poland - Warsaw
Tel: 48-22-3325737

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820