FST16292 12-Bit to 24-Bit Multiplexer/Demultiplexer Bus Switch

General Description

Features

- \blacksquare 4 Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.

- Control inputs compatible with TTL level.
- Internal 500Ω pull-down resistor on A₂ port.

Ordering Code:

General De The Fairchild Swi speed CMOS T bus switches. The inputs to be conne tion delay or gene The select pin col	јстовтм 2 24-Bit Mu	les twelve 2:1 high- blexer/demultiplexer of the switch allows out adding propaga- nd bounce noise. the selected B Port	July 1997 Revised March 1999 Demultiplexer Bus Switch Features = 4Ω switch connection between two ports. = Minimal propagation delay through the switch. = Low I _{CC} . = Zero bounce in flow-through mode. = Control inputs compatible with TTL level. = Internal 500Ω pull-down resistor on A ₂ port.			
have a 500Ω pull- Ordering C	down resistor to grou	nd.	Package Description			
FST16292MEA	MS56A	56-Lead Shrink Smal	Il Outline Package (SSOP), JEDEC MO-118, 0.300 Wide			
FST16292MTD	MTD56	LOW I _{CC} . Ind bounce noise. The selected B Port Internal 500Ω pull-down resistor on A ₂ port. Ind. Package Description 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				
Devices also available Logic Diag		by appending the suffix letter	r "X" to the ordering code. Connection Diagram 50 1 4 2 55 NC 14 2 55 NC 14 3 54 1B			



Pin Descriptions

Pin Name	Description
S0	Data-select input
A ₁	Bus A
B ₁ , B ₂	Bus B

56 55 so · NC 1 A₁ -NC --NC 54 -18, 2A1 · 53 -182 NC 52 — 2B1 51 50 3A. - 2B - 3B1 NC GND 49 - GND 4A. 48 — 3B₂ 47 46 48 48 NC . 5A, 45 5B₁ 44 5B₂ 43 6B₁ NÇ 6A. NÇ -6B₂ 42 7A, 42 41 7B₁ 40 7B₂ 39 8B₁ NC V_{CC} 8A, 18 39 88₁ 38 GND 37 88₂ 36 98₁ 35 98₂ GND -19 NC -20 94. 21 22 NC -10B 10A, 23 34 $\begin{array}{c} 34 - 10B_1 \\ 33 - 10B_2 \\ 32 - 11B_1 \\ 31 - 11B_2 \end{array}$ NC -24 25 11A, NC 26 31 30 29 12B₁ 2B₂ 12A, 27 28 NC

Truth Table

S0	A ₁	A 2	Function
L	B ₁	B ₂	$A_1 = B_1, A_2 = B_2$
Н	B ₂	B ₁	$A_1 = B_2, A_2 = B_1$

DS500104.prf © 1999 Fairchild Semiconductor Corporation

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	0.5V to +7.0V
DC Switch Voltage (V _S)	–0.5V to +7.0V
DC Input Voltage (V _{IN}) (Note 2)	–0.5V to +7.0V
DC Input Diode Current (I _{IK}) V_{IN} <0 V	–50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100m A
Storage Temperature Range (T _{STG})	–65°C to +150 °C

Recommended Operating Conditions

Power Supply Operating (V _{CC)}	4.0V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Input Rise and Fall Time (t _r , t _f)	
Switch Control Input	0ns/V to 5ns/V
Switch I/O	0ns/V to DC
Free Air Operating Temperature (T_A)	–40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

DC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	$T_A = -40 \ ^\circ C$ to $+85 \ ^\circ C$				
			Min	Typ (Note 3)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA
VIH	High Level Input Voltage	4.0-5.5	2.0			V	
/ _{IL}	Low Level Input Voltage	4.0-5.5			0.8	V	
I	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
		0			10	μA	$V_{IN} = 5.5V$
oz	OFF-STATE Leakage Current	5.5			±1.0	μA	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance (Note 4)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 64mA$
		4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30mA
		4.5		8	12	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
		4.0		14	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
cc	Quiescent Supply Current	5.5			3	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
lcc	Increase in I _{cc} per Input	5.5			2.5	mA	One input at 3.4V Other inputs at V _{CC} or GND

Note 3: Typical values are at $V_{CC}=5.0V$ and $T_{A}=\!\!+25^{\circ}C$

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

	Parameter	$T_A = -40$ °C to +85 °C, C _L = 50pF, RU = RD = 500 Ω						
Symbol		$V_{CC}=4.5-5.5V$		$V_{CC} = 4.0V$		Units	Conditions	Figure No.
		Min	Max	Min	Max			
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 5)		0.25		0.25	ns	V _I = open	Figure 1 Figure 2
t _{PHL} ,t _{PLH}	Prop Delay S0 to A ₁	1.5	7.0		7.4	ns	V _I = open	Figure 1 Figure 2
t _{PZL} , t _{PZH}	Output Enable Time S0 to B_1 or B_2	1.0	6.7		7.0	ns	$V_I = 7V$ for t_{PZL} $V_I = open$ for t_{PZH}	Figure 1 Figure 2
t _{PLZ} , t _{PHZ}	Output Disable Time S0 to B_1 or B_2	1.0	7.5		7.8	ns	$V_I = 7V$ for t_{PLZ} $V_I = open$ for t_{PHZ}	Figure 1 Figure 2

Note 5: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 6)

Symbol	Parameter	Тур	Max	Units	Conditions
CIN	Control pin Input Capacitance	3		pF	$V_{CC} = 5.0V$
C _{I/O}	Input/Output Capacitance	10		pF	V _{CC} = 5.0V, S0 =GND

Note 6: T_A = +25°C, f = 1 Mhz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ohms source terminated in 50 Ohms Note: C_L includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit



FST16292

www.fairchildsemi.com



