

### HMU16, HMU17

January 1994

### 16 x 16-Bit CMOS Parallel Multipliers

### Features

- 16 x 16-Bit Parallel Multiplier with Full 32-Bit Product
- High-Speed (35ns) Clocked Multiply Time
- Low Power Operation:
  - I<sub>CCSB</sub> = 500μA Maximum
  - I<sub>CCOP</sub> = 7.0mA Maximum at 1MHz
- Supports Two's Complement, Unsigned Magnitude and Mixed Mode Multiplication
- HMU16 is Compatible with the AM29516, LMU16, IDT7216 and the CY7C516
- HMU17 is Compatible with the AM29517, LMU17, IDT7217 and the CY7C517
- TTL Compatible Inputs/Outputs
- . Three-State Outputs

### Applications

- · Fast Fourier Transform Analysis
- Digital Filtering
- Graphic Display Systems
- Image Processing
- Radar and Sonar
- · Speech Synthesis and Recognition

### Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE		
HMU16JC-35	0°C to +70°C	68 Lead PLCC		
HMU16JC-45	0°C to +70°C	68 Lead PLCC		
HMU16GC-35	0°C to +70°C	68 Lead PGA		
HMU16GC-45	0°C to +70°C	68 Lead PGA		
HMU17JC-35	0°C to +70°C	68 Lead PLCC		
HMU17JC-45	0°C to +70°C	68 Lead PLCC		
HMU17GC-35	0°C to +70°C	68 Lead PGA		
HMU17GC-45	0°C to +70°C	68 Lead PGA		

### Description

The HMU16 and HMU17 are high speed, low power CMOS 16 x 16-bit multipliers ideal for fast, real time digital signal processing applications.

The X and Y operands along with their mode controls (TCX and TCY) have 17-bit input registers. The mode controls independently specify the operands as either two's complement or unsigned magnitude format, thereby allowing mixed mode multiplication operations.

Two 16-bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP). For asynchronous output these registers may be made transparent through the use of the feedthrough control (FT).


Additional inputs are provided for format adjustment and rounding. The format adjust control (FA) allows the user to select either a left shifted 31-bit product or a full 32-bit product, whereas the round control (RND) provides the capability of rounding the most significant portion of the result.


The HMU16 has independent clocks (CLKX, CLKY, CLKL, CLKM) associated with each of these registers to maximize throughput and simplify bus interfacing. The HMU17 has only a single clock input (CLK), but makes use of three register enables (ENX, ENY and ENP). The ENX and ENY inputs control the X and Y input registers, while ENP controls both the MSP and LSP output registers. This configuration facilitates the use of the HMU17 for microprogrammed systems.

The two halves of the product may be routed to a single 16-bit three-state output port via a multiplexer, and in addition, the LSP is connected to the Y-input port through a separate three-state buffer.

All outputs of the HMU16 and HMU17 multipliers also offer three-state control for multiplexing results onto multiuse busses.

### HMU16/HMU17





### **HMU16/HMU17**

### Pin Description

PLCC SYMBOL PIN NUMBER TYPE			DESCRIPTION				
v <sub>CC</sub>	1,68		$V_{\hbox{CC}}.$ The +5V power supply pins. A 0.1 $\mu F$ capacitor between the $V_{\hbox{CC}}$ and GND pin is recommended.				
GND	2, 3		GND. The device ground.				
X0-X15	47-59, 61-63	1	X-Input Data. These 16 data inputs provide the multiplicand which may be in two's complement or unsigned magnitude format.				
Y0-Y15/ P0-P15	27-42	1/0	Y-Input/LSP Output Data. This 16-Bit port is used to provide the multiplier which may be in two's complement or unsigned magnitude format. It may also be used for output of the Least Significant Product (LSP).				
P16-P31/ P0-P15	10-25	0	Output Data. This 16-Bit port may provide either the MSP (P16-31) or the LSP (P0-15).				
TCY, TCX	66, 67	I	Two's Complement Control. Input data is interpreted as two's complement when this control is HIGH. A LOW indicates the data is to be interpreted as unsigned magnitude format.				
FT	5	I	Feedthrough Control. When this control is HIGH, both the MSP and LSP registers ar transparent. When LOW, the registers are latched by their associated clock signals.				
FA	6	I	Format Adjust Control. A full 32-bit product is selected when this control line is HIGH. A LOW on this control line selects a left shifted 31-bit product with the sign bit replicated in the LSP. This control is normally HIGH except for certain two's complement integer and fractional applications.				
RND	65	t	Round Control. When this control is HIGH, a one is added to the Most Significant Bit (MSB) of the LSP. This position is dependent on the FA control; FA = HIGH indicates RND adds to the 2–15 bit (P15), and FA = LOW indicates RND adds to the 2 <sup>–16</sup> bit (P14).				
MSPSEL	4	I	Output Multiplexer Control. When this control is LOW, the MSP is available for output at the dedicated output port, and the LSP is available at the Y-input/LSP output port. When MSPSEL is HIGH, the LSP is available at both ports and the MSP is not available for output.				
ÖEL	46	I	Y-In/P0-15 Output Port Three-state Control. When OEL is HIGH, the output drivers are in the high impedance state. This state is required for Y-data input. When OEL is LOW, the port is enabled for LSP output.				
ÖEP	7	I	P16-31/P0-15 Output Port Three-state Control. A LOW on this control line enables the output port. When OEP is HIGH, the output drivers are in the high impedance state.				
The following	Pin Descriptions a	apply to the HM	U16 only.				
CLKX	64	f	X-Register Clock. The rising edge of this clock loads the X-data input register along with the TCX and RND registers.				
CLKY	44	I	Y-Register Clock. The rising edge of this clock loads the Y-data input register along with the TCY and RND registers.				
CLKM	8	I	MSP Register Clock. The rising edge of CLKM loads the most significant product (MSP) register.				
CLKL	45	ı	LSP Register Clock. The rising edge of CLKL loads the least significant product (LSP) register.				
The following	Pin Descriptions	apply to the HM	 U17 only.				
CLK	45	ı	Clock. The rising edge of this clock will load all enabled registers.				
ĒNX	64	1	X-Register Enable. When ENX is LOW, the X-register is enabled; X-input data and TCX will be latched at the rising edge of CLK. When ENX is high, the X-register is in a hold mode.				
ĒNÝ	44	1	Y-Register Enable. ENY enables the Y-register. (See ENX).				
ENP	8	ı	Product Register Enable. ENP enables the product register. Both the MSP and LSP sections are enabled by ENP. (See ENX).				

### Functional Description

The HMU16/HMU17 are high speed 16 X 16-bit multipliers designed to perform very fast multiplication of two 16-bit binary numbers. The two 16-bit operands (X and Y) may be independently specified as either two's complement or unsigned magnitude format by the two's complement controls (TCX and TCY). When either of these control lines is LOW, the respective operand is treated as an unsigned 16-bit value; and when it is HIGH, the operand is treated as a signed value represented in two's complement format. The operands along with their respective controls are latched at the rising edge of the associated clock signal. The HMU16 accomplishes this through the use of independent clock inputs for each of the input registers (CLKX and CLKY), while the HMU17 utilizes a single clock signal (CLK) along with the X and Y register enable inputs (ENX and ENY).

Input controls are also provided for rounding and format adjustment of the 32-bit product. The Round input (RND) is provided to accomodate rounding of the most significant portion of the product by adding one to the Most Significant portion of the LSP register. The position of the MSB is dependent on the state of the Format Adjust Control (See Pin Descriptions and Multiplier Input/Output Format Tables). The Round input is latched into the RND register whenever either of the input registers is clocked. The Format Adjust control ( $\overline{\text{FA}}$ ) allows the product output to be formated. When the  $\overline{\text{FA}}$  control is HIGH, a full 32-bit product is output; and when  $\overline{\text{FA}}$  is LOW, a left-shifted 31-bit product is output with the sign bit replicated in bit position 15 of the LSP. The  $\overline{\text{FA}}$  control must be HIGH for unsigned magnitude, and mixed mode multiplication

operations. It may be LOW for certain two's complement integer and fractional operations only (See Multiplier Input/Output Formats Table).

The HMU16/HMU17 multipliers are equipped with two 16-bit output registers (MSP and LSP) which are provided to hold the most and least significant portions of the resultant product respectively. The HMU16 uses independent clocks (CLKM and CLKL) for latching the two output registers, while the HMU17 uses a single clock input (CLK) along with the Product Latch Enable (ENP). The MSP and LSP registers may also be made transparent for asynchronous output through the use of the Feedthrough control (FT).

There are two output configurations which may be selected when using the HMU16/HMU17 multipliers. The first configuration allows the simultaneous access of the most and least significant halves of the product. When the MSPSEL input is LOW, the Most Significant Product will be available at the dedicated output port (P16-31/P0-15). The Least Significant Product is simultaneously available at the bi-directional port shared with the Y-inputs (Y0-15/P0-15) through the use of the LSP output enable (OEL). The other output configuration involves multiplexing the MSP and LSP registers onto the dedicated output port through the use of the MSPSEL control. When the MSPSEL control is LOW, the Most Significant Product will be available at the dedicated output port; and when MSPSEL is HIGH, the Least Significant Product will be available at this port. This configuration allows access of the entire 32-bit product by a 16-bit wide system bus.

### HMU16/HMU17

## Multiplier Input/Output Formats Table FRACTIONAL TWO'S COMPLEMENT NOTATION BINARY POINT X<sub>16</sub> X<sub>12</sub> X<sub>11</sub> X<sub>10</sub> X<sub>8</sub> X<sub>8</sub> X<sub>7</sub> X<sub>8</sub> X<sub>8</sub> X<sub>8</sub> X<sub>9</sub> X<sub>9</sub> X<sub>7</sub> X<sub>9</sub> 2<sup>-1</sup> 2<sup>-2</sup> 2<sup>-3</sup> P<sub>31</sub> P<sub>30</sub> \* In this format an overflow occurs in the attempted multiplication of the two's complement number 1,000 . . . 0 with 1,000 . . . 0 yielding an erroneous product of -1 in the fraction case and -230 in the integer case. FRACTIONAL UNSIGNED MAGNITUDE NOTATION BINARY POINT | X<sub>18</sub> | X<sub>14</sub> | X<sub>13</sub> | X<sub>12</sub> | X<sub>11</sub> | X<sub>10</sub> | X<sub>1</sub> | X<sub>2</sub> | X<sub>3</sub> | X<sub>4</sub> | X<sub>7</sub> | X<sub>8</sub> | X FRACTIONAL MIXED MODE NOTATION **BINARY POINT**

# Multiplier Input/Output Formats Table (Continued) INTEGER TWO'S COMPLEMENT NOTATION \* In this format an overflow occurs in the attempted multiplication of the two's complement number 1,000 . . . 0 with 1,000 . . . 0 yielding an erroneous product of -1 in the fraction case and -230 in the integer case. INTEGER UNSIGNED MAGNITUDE NOTATION | X<sub>18</sub> | X<sub>18</sub> | X<sub>13</sub> | X<sub>12</sub> | X<sub>11</sub> | X<sub>10</sub> | X<sub>9</sub> | X<sub>8</sub> | X<sub>8</sub> | X<sub>7</sub> | X<sub>8</sub> | X<sub>8</sub> | X<sub>8</sub> | X<sub>9</sub> | X<sub>2</sub> | X, | X<sub>8</sub> | X<sub>9</sub> | X<sub>10</sub> | X<sub></sub> Y<sub>1</sub> Y<sub>2</sub> Y<sub>2</sub> Y<sub>2</sub> Y<sub>2</sub> Y<sub>2</sub> Y<sub>2</sub> <th | P<sub>30</sub> | P<sub>10</sub> INTEGER MIXED MODE NOTATION X<sub>15</sub> | X<sub>16</sub> | X<sub>13</sub> | X<sub>12</sub> | X<sub>11</sub> | X<sub>10</sub> | X<sub>0</sub> | X<sub>0</sub> | X<sub>0</sub> | X<sub>0</sub> | X<sub>7</sub> | X<sub>6</sub> | X<sub>5</sub> | X<sub>4</sub> | X<sub>5</sub> | X<sub>1</sub> | X<sub>5</sub> | X<sub>1</sub> | X<sub>0</sub> | SIGNAL (TWO'S COMPLEMENT) 2015 | 2<sup>18</sup> | 2<sup>13</sup> | 2<sup>12</sup> | 2<sup>11</sup> | 2<sup>10</sup> | 2<sup>0</sup> | 2<sup>8</sup> | 2<sup>7</sup> | 2<sup>8</sup> | 2<sup>8</sup> | 2<sup>8</sup> | 2<sup>8</sup> | 2<sup>8</sup> | 2<sup>2</sup> | 2<sup>2</sup> | 2<sup>1</sup> | 2<sup>1</sup> | 2<sup>1</sup> | DIGIT VALUE Y16 Y13 Y12 Y11 Y20 Y9 <t

# 

### Specifications HMU16/HMU17

### **Absolute Maximum Ratings**

Supply Voltage	+8.0 Volts
Input, Output or I/O Voltage Applied	
Storage Temperature Range	65°C to +150°C
Gate Count	
$\theta_{ja}\ldots$	43.2°C/W (PLCC), 42.69°C/W (PGA)
θ <sub>ic</sub>	15.1°C/W (PLCC), 10.0°C/W (PGA)
Maximum Package Power Dissipation at 70°C	1.7W (PLCC), 2.46 (PGA)
Junction Temperature	+150°C (PLCC), +175°C (PGA)
Lead Temperature (Soldering, Ten Seconds)	
CAUTION: Stresses above those listed in the "Absolute Maximum Ratings" may cause perm and operation at these or any other conditions above those indicated in the operations secti	

### **Operating Conditions**

Operating Voltage Range	+4.75V to +5.25V
Operating Temperature Range	0°C to +70°C

### **D.C. Electrical Specifications** ( $V_{CC} = 5.0V + 5\%$ , $T_A = 0^{o}C$ to $+70^{o}C$ )

SYMBOL	PARAMETER	MIN	мах	UNITS	TEST CONDITIONS
VIH	Logical One Input Voltage	2.0	-	V	V <sub>CC</sub> = 5.25V
V <sub>IL</sub>	Logical Zero Input Voltage	-	0.8	V	V <sub>CC</sub> = 4.75V
VOH	Output High Voltage	2.6	-	V	I <sub>OH</sub> = -400μA, V <sub>CC</sub> = 4.75V
VOL	Output Low Voltage	-	0.4	٧	$I_{OL} = +4.0$ mA, $V_{CC} = 4.75$ V
Ŋ	Input Leakage Current	-10	10	μА	$V_I = V_{CC}$ or GND, $V_{CC} = 5.25V$
lo	Output or I/O Leakage Current	-10	10	μA	$V_O = V_{CC}$ or GND, $V_{CC} = 5.25V$
ССЅВ	Standby Power Supply Current	-	500	μА	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>CC</sub> = 5.25V Outputs Open
<sup>1</sup> CCOP	Operating Power Supply Current	-	7.0	mA	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>CC</sub> = 5.25V f = 1MHz (Note 1)

### Capacitance (T<sub>A</sub> = +25°C, Note 2)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C <sub>IN</sub>	Input Capacitance	15	pF	Frequency = 1 MHz. All measurements referenced
COUT	Output Capacitance	10	pF	to device Ground.
C <sub>I/O</sub>	I/O Capacitance	10	ρF	

### NOTES:

- Operating Supply Current is proportional to frequency, Typical rating is 5mA/MHz.
- Not tested, but characterized at initial design and at major process/ design changes.

A.C. Electrical Specifications ( $V_{CC} = 5.0V + 5\%$ ,  $T_A = 0^{\circ}C$  to +70°C, Note 3)

		HMU16/HMU17-35		HMU16/HMU17-45			TEST
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
тмис	Unclocked Multiply Time	-	55	-	70	ns	
T <sub>MC</sub>	Clocked Multiply Time	-	35	-	45	ns	
TS	X, Y, RND Setup Time	15	-	18	-	ns	
TH	X, Y, RND Hold Time	2	-	2	_	ns	
TPWH	Clock Pulse Width High	10	-	15	-	ns	
TPWL	Clock Pulse Width Low	10	-	15	-	ns	
TPDSEL	MSPSEL to Product Out	-	22	-	25	ns	
T <sub>PDP</sub>	Output Clock to P	-	22	-	25	ns	
T <sub>PDY</sub>	Output Clock to Y	-	22	-	25	ns	
TENA	3-State Enable Time		22	-	25	ns	Note 1
TDIS	3-State Disable Time	-	22	-	25	ns	
T <sub>SE</sub>	Clock Enable Setup Time (HMU17 only)	15	-	15	-	ns	
THE	Clock Enable Hold Time (HMU17 only)	2	-	2	-	ns	
THCL	Clock Low Hold Time CLKXY Relative to CLKML (HMU16 only)	0	-	0	-	ns	Note 2
TR	Output Rise Time	-	8	-	8	ns	From 0.8V to 2.0V
Τ <sub>F</sub>	Output Fall Time		8	-	8	ns	From 2.0V to 0.8V

### NOTES:

- Transition is measured at ±200mV from steady state voltage with loading specified in A.C. Test Circuit, with V<sub>1</sub> = 2.4V, R<sub>1</sub> = 500Ω and C<sub>1</sub> = 40pF
   Refer to A.C. Test Circuit, with V<sub>1</sub> = 2.4V, R<sub>1</sub> = 500Ω and C<sub>1</sub> = 40pF
- To ensure the correct product is entered in the output registers, new data may not be entered into the input registers before the output registers have been clocked.

### A.C. Test Circuit A.C. Testing Input, Output Waveforms ٠ ٧он VOL ov-DUT-C<sub>1</sub>\* \* Includes Stray and Jig Capacitance A.C. Testing: All parameters tested as per test circuit. Input rise and fall times are driven at 1ns/V. Timing Diagram SET-UP AND HOLD TIME THREE STATE CONTROL DATA 🕁 THREE STATE CONTROL T<sub>H</sub> $T_S$ TDIS TENA CLOCK INPUT OUTPUT HIGH IMPEDANCE 1.7V THREE 1.3V STATE HMU17 TIMING DIAGRAM HMU16 TIMING DIAGRAM TPWH **TPWH** THCL CLKX CLK TPWL TPWL ENX TSE THE ENY input Xi Yi RND TPDY THE TSE OUTPUT Y ENP \ T<sub>MC</sub> T<sub>PDY</sub> TPDSELоитрит у 🔀 MSPSEL \_\_\_\_ TPDSEL - TPDP → MSPSEL \ OUTPUT P XXXXXXXX TMUC OUTPUT P XXX TMUC