



Datasheet

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
 - AS9120 certification
 - Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
 - Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.
- Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

**SN54ALS632A, SN54ALS633 THRU SN54ALS635
SN74ALS632A, SN74ALS633 THRU SN74ALS635**
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

D2661, DECEMBER 1982—REVISED DECEMBER 1985

- Detects and Corrects Single-Bit Errors
- Detects and Flags Dual-Bit Errors
- Built-In Diagnostic Capability
- Fast Write and Read Cycle Processing Times
- Byte-Write Capability . . . 'ALS632A and 'ALS633
- Dependable Texas Instruments Quality and Reliability

DEVICE	PACKAGE	BYTE-WRITE	OUTPUT
'ALS632A	52-pin	yes	3-State
'ALS633	52-pin	yes	Open-Collector
'ALS634	48-pin	no	3-State
'ALS635	48-pin	no	Open-Collector

description


The 'ALS632A and 'ALS633 through 'ALS635 devices are 32-bit parallel error detection and correction circuits (EDACs) in 52-pin ('ALS632A and 'ALS633) or 48-pin ('ALS634 and 'ALS635) 600-mil packages. The EDACs use a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.

Single-bit errors in the 32-bit data word are flagged and corrected.


Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit data word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error condition of all lows or all highs from memory will be detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.

'ALS632A, 'ALS633 . . . JD PACKAGE
(TOP VIEW)



'ALS632A, 'ALS633 . . . FN PACKAGE
(TOP VIEW)



NC—No internal connection


This document contains information on products in more than one phase of development. The status of each device is indicated on the page(s) specifying its electrical characteristics.

SN54ALS632A, SN54ALS633 THRU SN54ALS635 SN74ALS632A, SN74ALS633 THRU SN74ALS635 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS


Read-modify-write (byte-control) operations can be performed with the 'ALS632A and 'ALS633 EDACs by using output latch enable, \overline{LEDBO} , and the individual \overline{OEB}_0 thru \overline{OEB}_3 byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the DB and CB input latches. These will determine if the failure occurred in memory or in the EDAC.

'ALS634, 'ALS635 . . . JD PACKAGE
(TOP VIEW)



'ALS634, 'ALS635 . . . FN PACKAGE
(TOP VIEW)



NC - No internal connection

TABLE 1. WRITE CONTROL FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CONTROL S1 S0	DATA I/O	DB CONTROL \overline{OEB}_n OR \overline{OEDB}	DB OUTPUT LATCH ('ALS632A, 'ALS633) \overline{LEDBO}	CHECK I/O	CB CONTROL \overline{OECB}	ERROR FLAGS ERR MERR
Write	Generate check word	L L	Input	H	X	Output check bits†	L	H H

†See Table 2 for details on check bit generation.

memory write cycle details

During a memory write cycle, the check bits (CB0 thru CB6) are generated internally in the EDAC by seven 16-input parity generators using the 32-bit data word as defined in Table 2. These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction.

**SN54ALS632A, SN54ALS633 THRU SN54ALS635
SN74ALS632A, SN74ALS633 THRU SN74ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**

TABLE 2. PARITY ALGORITHM

CHECK WORD BIT	32-BIT DATA WORD																															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB0	X	X	X	X				X	X	X	X		X		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
CB1		X	X	X	X	X	X	X	X	X	X	X	X	X	X		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
CB2	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
CB3	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
CB4	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
CB5	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
CB6	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

The seven check bits are parity bits derived from the matrix of data bits as indicated by "X" for each bit.

error detection and correction details

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from memory is acceptable to use as presented to the bus, the error flags must be tested to determine if they are at the high level.

The first case in Table 3 represents the normal, no-error conditions. The EDAC presents highs on both flags. The next two cases of single-bit errors give a high on MERR and a low on ERR, which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal lows on both ERR and MERR, which is the interrupt indication for the CPU.

2

LSI Devices

TABLE 3. ERROR FUNCTION

TOTAL NUMBER OF ERRORS 32-BIT DATA WORD	7-BIT CHECK WORD	ERROR FLAGS		DATA CORRECTION
		ERR	MERR	
0	0	H	H	Not applicable
1	0	L	H	Correction
0	1	L	H	Correction
1	1	L	L	Interrupt
2	0	L	L	Interrupt
0	2	L	L	Interrupt

Error detection is accomplished as the 7-bit check word and the 32-bit data word from memory are applied to internal parity generators/checkers. If the parity of all seven groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be high.

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set low. Any single error in the 32-bit data word will change the state of either three or five bits of the 7-bit check word. Any single error in the 7-bit check word changes the state of only that one bit. In either case, the single error flag (ERR) will be set low while the dual error flag (MERR) will remain high.

Any two-bit error will change the state of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set low when any two-bit error is detected.

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all lows and all highs will be detected.

**SN54ALS632A, SN54ALS633 THRU SN54ALS635
 SN74ALS632A, SN74ALS633 THRU SN74ALS635
 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**

TABLE 4. READ, FLAG, AND CORRECT FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CONTROL S1 S0	DATA I/O	DB CONTROL OEBn OR OEDB	DB OUTPUT LATCH ('ALS632A, 'ALS633) LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read	Read & flag	H L	Input	H	X	Input	H	Enabled†
Read	Latch input data & check bits	H H	Latched input data	H	L	Latched input check word	H	Enabled†
Read	Output corrected data & syndrome bits	H H	Output corrected data word	L	X	Output syndrome bits‡	L	Enabled†

†See Table 3 for error description.

‡See Table 5 for error location.

As the corrected word is made available on the data I/O port (DB0 thru DB31), the check word I/O port (CBO thru CB6) presents a 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip. See Table 5 for syndrome decoding.

**SN54ALS632A, SN54ALS633 THRU SN54ALS635
SN74ALS632A, SN74ALS633 THRU SN74ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**

TABLE 5. SYNDROME DECODING

SYNDROME BITS						ERROR		SYNDROME BITS						ERROR		SYNDROME BITS						ERROR		SYNDROME BITS						ERROR	
6	5	4	3	2	1	0		6	5	4	3	2	1	0		6	5	4	3	2	1	0		6	5	4	3	2	1	0	
L	L	L	L	L	L	L	unc	L	H	L	L	L	L	L	2-bit	H	L	L	L	L	L	L	2-bit	H	H	L	L	L	L	L	unc
L	L	L	L	L	L	H	2-bit	L	H	L	L	L	H	H	unc	H	L	L	L	L	H	H	unc	H	H	L	L	L	H	H	2-bit
L	L	L	L	L	H	L	2-bit	L	H	L	L	H	L	H	unc	H	L	L	L	H	L	H	unc	H	H	L	L	H	L	H	2-bit
L	L	L	L	L	H	H	unc	L	H	L	L	H	H	H	2-bit	H	L	L	L	H	H	H	2-bit	H	H	L	L	H	H	H	DB23
L	L	L	L	H	H	H	2-bit	L	H	L	H	L	H	H	DB5	H	L	L	H	L	H	H	unc	H	H	L	H	L	H	H	2-bit
L	L	L	H	L	L	L	2-bit	L	H	L	H	L	L	L	DB6	H	L	L	H	L	L	L	unc	H	H	L	H	L	L	L	2-bit
L	L	L	H	L	H	H	unc	L	H	L	H	L	H	H	2-bit	H	L	L	H	L	H	H	2-bit	H	H	L	H	L	H	H	DB22
L	L	L	H	H	H	L	unc	L	H	L	H	H	H	L	2-bit	H	L	L	H	H	H	L	2-bit	H	H	L	H	H	L	L	DB21
L	L	L	H	H	H	H	2-bit	L	H	L	H	H	H	H	DB5	H	L	L	H	H	H	H	unc	H	H	L	H	H	H	H	2-bit
L	L	L	H	H	H	L	unc	L	H	L	H	H	L	L	DB4	H	L	L	H	H	L	L	unc	H	H	L	H	L	L	L	2-bit
L	L	L	H	H	H	L	unc	L	H	L	H	H	L	L	2-bit	H	L	L	H	H	L	L	2-bit	H	H	L	H	L	L	L	DB20
L	L	L	H	H	H	H	DB31	L	H	L	H	H	L	L	2-bit	H	L	L	H	H	L	L	2-bit	H	H	L	H	H	L	L	DB19
L	L	L	H	H	H	H	2-bit	L	H	L	H	H	H	H	DB3	H	L	L	H	H	H	H	DB15	H	H	L	H	H	H	H	2-bit
L	L	L	H	H	H	H	DB30	L	H	L	H	H	H	H	2-bit	H	L	L	H	H	H	H	2-bit	H	H	L	H	H	H	H	DB18
L	L	H	L	L	L	L	2-bit	L	H	H	L	L	L	L	DB8	H	L	L	H	H	L	L	unc	H	H	L	H	L	L	L	2-bit
L	L	H	L	L	L	H	unc	L	H	H	L	L	L	H	2-bit	H	L	L	H	H	L	H	2-bit	H	H	L	H	H	L	H	DB16
L	L	H	L	L	H	L	DB29	L	H	H	L	L	H	L	2-bit	H	L	H	L	H	L	H	2-bit	H	H	L	L	H	L	H	unc
L	L	H	L	L	H	H	2-bit	L	H	H	L	L	H	H	DB28	H	L	H	L	L	H	H	2-bit	H	H	H	L	L	L	L	2-bit
L	L	H	L	H	L	L	2-bit	L	H	H	L	L	H	L	DB28	H	L	H	L	L	H	L	2-bit	H	H	H	L	L	L	L	DB17
L	L	H	L	H	H	L	2-bit	L	H	H	L	H	H	L	DB1	H	L	H	L	H	H	L	2-bit	H	H	H	L	H	H	L	2-bit
L	L	H	H	L	H	L	DB27	L	H	H	L	H	H	L	unc	H	L	H	L	H	H	L	2-bit	H	H	H	L	H	H	L	CB3
L	L	H	H	H	L	L	DB26	L	H	H	H	L	L	L	2-bit	H	L	H	H	L	L	L	2-bit	H	H	H	L	L	L	L	DB10
L	L	H	H	H	L	H	2-bit	L	H	H	H	L	L	H	DB1	H	L	H	H	L	L	H	2-bit	H	H	H	L	L	L	L	CB2
L	L	H	H	H	H	L	2-bit	L	H	H	H	L	H	L	DB26	H	L	H	H	L	L	H	2-bit	H	H	H	H	L	L	L	none
L	L	H	H	H	H	H	DB25	L	H	H	H	L	H	H	2-bit	H	L	H	H	H	L	H	2-bit	H	H	H	H	H	L	H	CB0
L	L	H	H	H	H	L	2-bit	L	H	H	H	L	H	H	DB24	H	L	H	H	H	L	H	2-bit	H	H	H	H	H	L	H	CB1
L	L	H	H	H	H	H	unc	L	H	H	H	L	H	H	2-bit	H	L	H	H	H	L	H	2-bit	H	H	H	H	H	L	H	CBO
L	L	H	H	H	H	H	2-bit	L	H	H	H	H	H	H	CB6	H	L	H	H	H	H	H	CB5	H	H	H	H	H	H	H	none

CB X = error in check bit X

DB Y = error in data bit Y

2-bit = double-bit error

unc = uncorrectable multibit error

read-modify-write (byte control) operations

The 'ALS632A and 'ALS633 devices are capable of byte-write operations. The 39-bit word from memory must first be latched into the DB and CB input latches. This is easily accomplished by switching from the read and flag mode ($S_1 = H$, $S_0 = L$) to the latch input mode ($S_1 = H$, $S_0 = H$). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking LED_B from a low to a high.

Byte control can now be employed on the data word through \overline{OEB}_0 through \overline{OEB}_3 controls. \overline{OEB}_0 controls DB0-DB7 (byte 0), \overline{OEB}_1 controls DB8-DB15 (byte 1), \overline{OEB}_2 controls DB16-DB23 (byte 2), and \overline{OEB}_3 controls DB24-DB31 (byte 3). Placing a high on the byte control will disable the output and the user can modify the byte. If a low is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking control S_1 and S_0 low. Table 6 lists the read-modify-write functions.

**SN54ALS632A, SN54ALS633 THRU SN54ALS635
 SN74ALS632A, SN74ALS633 THRU SN74ALS635
 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**

TABLE 6. READ-MODIFY-WRITE FUNCTION

MEMORY CYCLE	EDAC FUNCTION	CONTROL S1 S0	BYTE _n [†]	OE _{Bn} [†]	DB OUTPUT LATCH LEDB ₀	CHECK I/O	CB CONTROL	ERROR FLAG ERR MERR
Read	Read & Flag	H L	Input	H	X	Input	H	Enabled
Read	Latch input data & check bits	H H	Latched Input data	H	L	Latched input check word	H	Enabled
Read	Latch corrected data word into output latch	H H	Latched output data word	H	H	Hi-Z	H	
Modify /write	Modify appropriate byte or bytes & generate new check word	L L	Input modified BYTE0	H	H	Output check word	L	H H
			Output unchanged BYTE0	L				

2

LSI Devices

[†]OE_{B0} controls DB0-DB7 (BYTE0), OE_{B1} controls DB8-DB15 (BYTE1), OE_{B3} controls DB16-DB23 (BYTE2), OE_{B3} controls DB24-DB31 (BYTE3).

diagnostic operations

The 'ALS632A and 'ALS633 thru 'ALS635 are capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control.

In the diagnostic mode (S1 = L, S0 = H), the checkword is latched into the input latch while the data input latch remains transparent. This lets the user apply various data words against a fixed known checkword. If the user applies a diagnostic data word with an error in any bit location, the ERR flag should be low. If a diagnostic data word with two errors in any bit location is applied, the MERR flag should be low. After the checkword is latched into the input latch, it can be verified by taking OE_{CB} low. This outputs the latched checkword. With the 'ALS632A and 'ALS633, the diagnostic data word can be latched into the output data latch and verified. It should be noted that the 'ALS634 and 'ALS635 do not have this pass-through capability because they do not contain an output data latch. By changing from the diagnostic mode (S1 = L, S0 = H) to the correction mode (S1 = H, S0 = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table 7 ('ALS632A and 'ALS633) and Table 8 ('ALS634 and 'ALS635) list the diagnostic functions.

**SN54ALS632A, SN54ALS633 THRU SN54ALS635
SN74ALS632A, SN74ALS633 THRU SN74ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**

TABLE 7. 'ALS632A, 'ALS633 DIAGNOSTIC FUNCTION

EDAC FUNCTION	CONTROL S1 S0	DATA I/O	DB BYTE CONTROL OEBn	DB OUTPUT LATCH LEDBO	CHECK I/O	CB CONTROL OECB	ERROR FLAGS ERR MERR
Read & flag	H L	Input correct data word	H	X	Input correct check bits	H	H H
Latch input check word while data input latch remains transparent	L H	Input diagnostic data word [†]	H	L	Latched input check bits	H	Enabled
Latch diagnostic data word into output latch	L H	Input diagnostic data word [†]	H	H	Output latched check bits Hi-Z	L H	Enabled
Latch diagnostic data word into input latch	H H	Latched input diagnostic data word	H	H	Output syndrome bits Hi-Z	L H	Enabled
Output diagnostic data word & syndrome bits	H H	Output diagnostic data word	L	H	Output syndrome bits Hi-Z	L H	Enabled
Output corrected diagnostic data word & output syndrome bits	H H	Output corrected diagnostic data word	L	L	Output syndrome bits Hi-Z	L H	Enabled

[†]Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.

TABLE 8. 'ALS634, 'ALS635 DIAGNOSTIC FUNCTION


EDAC FUNCTION	CONTROL S1 S0	DATA I/O	DB CONTROL OEDB	CHECK I/O	DB CONTROL OECB	ERROR FLAGS ERR MERR
Read & flag	H L	Input correct data word	H	Input correct check bits	H	H H
Latch input check bits while data input latch remains transparent	L H	Input diagnostic data word [†]	H	Latched input check bits	H	Enabled
Output input check bits	L H	Input diagnostic data word [†]	H	Output input check bits	L	Enabled
Latch diagnostic data into input latch	H H	Latched input diagnostic data word	H	Output syndrome bits Hi-Z	L H	Enabled
Output corrected diagnostic data word	H H	Output corrected diagnostic data word	L	Output syndrome bits Hi-Z	L H	Enabled

[†]Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.

SN54ALS632A, SN54ALS633, SN74ALS632A, SN74ALS633
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS

'ALS632A, 'ALS633 logic diagram (positive logic)

2 LSI Devices




*'ALS632A has 3-state (Δ) check-bit and data outputs.

'ALS633 has open-collector (\ominus) check-bit and data outputs.

**SN54ALS634, SN54ALS635, SN74ALS634, SN74ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**

'ALS634, 'ALS635 logic diagram (positive logic)



2

LSI Devices

*'ALS634 has 3-state (Δ) check-bit and data outputs.

'ALS635 has open-collector (\ominus) check-bit and data outputs.

**SN54ALS632A, SN54ALS633 THRU SN54ALS635
 SN74ALS632A, SN74ALS633 THRU SN74ALS635
 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage: CB and DB	5.5 V
All others	7 V
Operating free-air temperature range:	
SN74ALS632A, SN74ALS633 thru SN74ALS635	0°C to 70°C
Operating case temperature range:	
SN54ALS632A, SN54ALS633 thru SN54ALS635	-55°C to 125°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		SN54ALS632A SN54ALS633 THRU SN54ALS635	SN74ALS632A SN74ALS633 THRU SN74ALS635	UNIT	
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2		2	V
V _{IL}	Low-level input voltage		0.8	0.8	V
I _{OH}	High-level output current	ERR or MERR DB or CB 'ALS632A, 'ALS634	-0.4 -1	-0.4 -2.6	mA
I _{OL}	Low-level output current	ERR or MERR DB or CB	4 12	8 24	mA
t _w	Pulse duration	LEDBO low	25	25	ns
t _{su}	Setup time	(1) Data and check word before S0↑ (S1 = H)	15	10	ns
		(2) SO high before LEDBO↑ (S1 = H)†	45	45	
		(3) LEDBO high before the earlier of S0↓ or S1↓†	0	0	
		(4) LEDBO high before S1↑ (S0 = H)	0	0	
		(5) Diagnostic data word before S1↑ (S0 = H)	15	10	
		(6) Diagnostic check word before the later of S1↓ or S0↓	15	10	
		(7) Diagnostic data word before LEDBO↑ (S1 = L and S0 = H)‡	25	20	
t _h	Hold time	(8) Read-mode, S0 low and S1 high	35	30	ns
		(9) Data and check word after S0↑ (S1 = H)	20	15	
		(10) Data word after S1↑ (S0 = H)	20	15	
		(11) Check word after the later of S1↓ or S0↑	20	15	
		(12) Diagnostic data word after LEDBO↑ (S1 = L, S0 = H)‡	0	0	
t _{corr}	Correction time (see Figure 1)	65	58	ns	
T _C	Operating case temperature	-55	125		°C
T _A	Operating free-air temperature		0	70	°C

†These times ensure that corrected data is saved in the output data latch.

‡These times ensure that the diagnostic data word is saved in the output data latch.

**SN54ALS632A, SN54ALS634, SN74ALS632A, SN74ALS634
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS
WITH 3-STATE OUTPUTS**

'ALS632A, 'ALS634 electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS632A SN54ALS634			SN74ALS632A SN74ALS634			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V_{IK}	$V_{CC} = 4.5 \text{ V}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
V_{OH}	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, I_{OH} = -0.4 \text{ mA}$	$V_{CC} - 2$		$V_{CC} - 2$			V
	DB or CB	$V_{CC} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	2.4	3.3				
V_{OL}	ERR or MERR	$V_{CC} = 4.5 \text{ V}, I_{OL} = 4 \text{ mA}$	0.25	0.4	0.25	0.4		V
		$V_{CC} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$			0.35	0.5		
	DB or CB	$V_{CC} = 4.5 \text{ V}, I_{OL} = 12 \text{ mA}$	0.25	0.4	0.25	0.4		V
		$V_{CC} = 4.5 \text{ V}, I_{OL} = 24 \text{ mA}$			0.35	0.5		
I_I	SO or S1	$V_{CC} = 5.5 \text{ V}, V_I = 7 \text{ V}$	0.1		0.1			mA
	All others	$V_{CC} = 5.5 \text{ V}, V_I = 5.5 \text{ V}$		0.1		0.1		
I_{IH}	SO or S1	$V_{CC} = 5.5 \text{ V}, V_I = 2.7 \text{ V}$	20		20			μA
	All others [‡]			20		20		
I_{IL}	SO or S1	$V_{CC} = 5.5 \text{ V}, V_I = 0.4 \text{ V}$	-0.4		-0.4			mA
	All others [‡]			-0.1		-0.1		
I_O [§]		$V_{CC} = 5.5 \text{ V}, V_O = 2.25 \text{ V}$	-30	-112	-30	-112		mA
I_{CC}		$V_{CC} = 5.5 \text{ V},$ See Note 1	150	250	150	250		mA

[†] All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .
NOTE 1: I_{CC} is measured with SO and S1 at 4.5 V and all CB and DB pins grounded.

'ALS632A switching characteristics, $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, C_L = 50 \text{ pF}, T_C = -55^\circ\text{C to } 125^\circ\text{C}$ for SN54ALS632A, $T_A = 0^\circ\text{C to } 70^\circ\text{C}$ for SN74ALS632A

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54ALS632A		SN74ALS632A		UNIT
				MIN	MAX	MIN	MAX	
t_{pd}	DB and CB	ERR	$S1 = H, S0 = L, R_L = 500 \Omega$	10	43	10	40	ns
	DB	ERR	$S1 = L, S0 = H, R_L = 500 \Omega$	10	43	10	40	
t_{pd}	DB and CB	MERR	$S1 = H, S0 = L, R_L = 500 \Omega$	15	67	15	55	ns
	DB	MERR	$S1 = L, S0 = H, R_L = 500 \Omega$	15	67	15	55	
t_{pd}	SO↓ and S1↓	CB	$R1 = R2 = 500 \Omega$	10	60	10	48	ns
t_{PLH}	SO↓ and S1↓	ERR	$R_L = 500 \Omega$	5	30	5	25	ns
t_{pd}	DB	CB	$S1 = L, S0 = L, R1 = R2 = 500 \Omega$	10	60	10	48	ns
t_{pd}	LEDBO↓	DB	$S1 = X, S0 = H, R1 = R2 = 500 \Omega$	7	35	7	30	ns
t_{pd}	S1↑	CB	$S0 = H, R1 = R2 = 500 \Omega$	10	60	10	50	ns
t_{en}	OEBCB1	CB	$S0 = H, S1 = X, R1 = R2 = 500 \Omega$	2	30	2	25	ns
t_{dis}	OEBCB1	CB	$S0 = H, S1 = X, R1 = R2 = 500 \Omega$	2	30	2	25	ns
t_{en}	OEBO thru OEBC3↓	DB	$S0 = H, S1 = X, R1 = R2 = 500 \Omega$	2	30	2	25	ns
t_{dis}	OEBO thru OEBC31	DB	$S0 = H, S1 = X, R1 = R2 = 500 \Omega$	2	30	2	25	ns

LSI Devices

SN54ALS634, SN74ALS634
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS
WITH 3-STATE OUTPUTS

'ALS634 switching characteristics, $V_{CC} = 4.5\text{ V}$ to 5.5 V , $C_L = 50\text{ pF}$, $T_C = -55^\circ\text{C}$ to 125°C
 for SN54ALS634, $T_A = 0^\circ\text{C}$ to 70°C for SN74ALS634

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54ALS634		SN74ALS634		UNIT
				MIN	MAX	MIN	MAX	
t_{pd}	DB and CB	\overline{ERR}	$S_1 = H, S_0 = L, R_L = 500\ \Omega$	10	43	10	40	ns
			$S_1 = L, S_0 = H, R_L = 500\ \Omega$	10	43	10	40	
t_{pd}	DB and CB	$MERR$	$S_1 = H, S_0 = L, R_L = 500\ \Omega$	15	67	15	55	ns
			$S_1 = L, S_0 = H, R_L = 500\ \Omega$	15	67	15	55	
t_{pd}	$S_0\downarrow$ and $S_1\downarrow$	CB	$R_1 = R_2 = 500\ \Omega$	10	60	10	48	ns
t_{PLH}	$S_0\downarrow$ and $S_1\downarrow$	\overline{ERR}	$R_L = 500\ \Omega$	5	30	5	25	ns
t_{pd}	DB	CB	$S_1 = L, S_0 = L, R_1 = R_2 = 500\ \Omega$	10	60	10	48	ns
t_{pd}	$S_1\uparrow$	CB	$S_0 = H, R_1 = R_2 = 500\ \Omega$	7	35	7	30	ns
t_{en}	$\overline{OECB}\downarrow$	CB	$S_1 = X, S_0 = H, R_1 = R_2 = 500\ \Omega$	2	30	2	25	ns
t_{dis}	$\overline{OECB}1$	CB	$S_1 = X, S_0 = H, R_1 = R_2 = 500\ \Omega$	2	30	2	25	ns
t_{en}	$\overline{OEDB}\downarrow$	DB	$S_1 = X, S_0 = H, R_1 = R_2 = 500\ \Omega$	2	30	2	30	ns
t_{dis}	$\overline{OEDB}1$	DB	$S_1 = X, S_0 = H, R_1 = R_2 = 500\ \Omega$	2	30	2	25	ns

'ALS633 electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54ALS633		SN74ALS633		UNIT
			MIN	TYP [†]	MAX	MIN	
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA		-1.5		-1.5	V
V _{OH}	ERR or MERR	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA	V _{CC} -2		V _{CC} -2		V
I _{OH}	DB or CB	V _{CC} = 4.5 V, V _{OH} = 5.5 V		0.1		0.1	mA
V _{OL}	ERR or MERR	V _{CC} = 4.5 V, I _{OL} = 4 mA		0.25	0.4	0.25	0.4
		V _{CC} = 4.5 V, I _{OL} = 8 mA				0.35	0.5
	DB or CB	V _{CC} = 4.5 V, I _{OL} = 12 mA	0.25	0.4		0.25	0.4
		V _{CC} = 4.5 V, I _{OL} = 24 mA				0.35	0.5
II	SO or S1	V _{CC} = 5.5 V, V _I = 7 V		0.1		0.1	mA
	All others	V _{CC} = 5.5 V, V _I = 5.5 V		0.1		0.1	mA
IIIH	SO or S1	V _{CC} = 5.5 V, V _I = 2.7 V		20		20	μA
	All others [‡]			20		20	μA
IIIL	SO or S1	V _{CC} = 5.5 V, V _I = 0.4 V		-0.4		-0.4	mA
	All others [‡]			-0.1		-0.1	mA
I _O [§]	ERR or MERR	V _{CC} = 5.5 V, V _O = 2.25 V	-30	-112	-30	-112	mA
	ICC	V _{CC} = 5.5 V, See Note 1	150	250	150	250	mA

[†]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡]For I/O ports, the parameters IIIH and IIIL include the off-state output current.

[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.
NOTE 1: I_{CC} is measured with SO and S1 at 4.5 V and all CB and DB pins grounded.

'ALS633 switching characteristics, V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, T_C = -55°C to 125°C for SN54ALS633, T_A = 0°C to 70°C for SN74ALS633

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54ALS633		SN74ALS633		UNIT
				MIN	MAX	MIN	MAX	
t _{pd}	DB and CB	ERR	S1 = H, S0 = L, R _L = 500 Ω	10	43	10	40	ns
		DB	S1 = L, S0 = H, R _L = 500 Ω	10	43	10	40	
t _{pd}	DB and CB	MERR	S1 = H, S0 = L, R _L = 500 Ω	15	67	15	55	ns
			S1 = L, S0 = H, R _L = 500 Ω	15	67	15	55	
t _{pd}	SO↓ and S1↓	CB	R _L = 680 Ω	10	75	10	60	ns
t _{PLH}	SO↓ and S1↓	ERR	R _L = 500 Ω	5	30	5	25	ns
t _{pd}	DB	CB	S1 = L, S0 = L, R _L = 680 Ω	10	70	10	60	ns
t _{pd}	LEDB0↓	DB	S1 = X, S0 = H, R _L = 680 Ω	15	70	15	50	ns
t _{pd}	S1↑	CB	S0 = H, R _L = 680 Ω	10	60	10	45	ns
t _{PLH}	OECD ₁	CB	S1 = X, S0 = H, R _L = 680 Ω	2	35	2	30	ns
t _{PLH}	OECD ₄	CB	S1 = X, S0 = H, R _L = 680 Ω	2	35	2	30	ns
t _{PLH}	OEBO thru OEBS3↑	DB	S1 = X, S0 = H, R _L = 680 Ω	2	35	2	30	ns
t _{PHL}	OEBO thru OEB3↓	DB	S1 = X, S0 = H, R _L = 680 Ω	2	35	2	30	ns

SN54ALS635, SN74ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS
WITH OPEN-COLLECTOR OUTPUTS

**PRODUCT
PREVIEW**

'ALS635 electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54ALS635			SN74ALS635			UNIT
	V _{CC}	I _I		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V,	I _I = -18 mA			-1.5			-1.5		V
V _{OH}	ERR or MERR	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA	V _{CC} = 2				V _{CC} = 2			V
I _{OH}	DB or CB	V _{CC} = 4.5 V, V _{OH} = 5.5 V			0.1			0.1		mA
V _{OL}	ERR or MERR	V _{CC} = 4.5 V, I _{OL} = 4 mA		0.25	0.4		0.25	0.4		V
	V _{CC} = 4.5 V, I _{OL} = 8 mA						0.35	0.5		
	DB or CB	V _{CC} = 4.5 V, I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
	V _{CC} = 4.5 V, I _{OL} = 24 mA						0.35	0.5		
I _I	S0 or S1	V _{CC} = 5.5 V, V _I = 7 V								mA
	All others	V _{CC} = 5.5 V, V _I = 5.5 V								mA
I _{PH}	S0 or S1	V _{CC} = 5.5 V, V _I = 2.7 V								μA
I _{IL}	All others [‡]	V _{CC} = 5.5 V, V _I = 0.4 V								mA
	S0 or S1	V _{CC} = 5.5 V, V _I = 0.4 V								
I _O [§]	ERR or MERR	V _{CC} = 5.5 V, V _O = 2.25 V	-30	-112	-30	-112				mA
I _{CC}	V _{CC} = 5.5 V, See Note 1			150			150			mA

2

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] For I/O ports, the parameters I_{PH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current. I_{OS}.
 NOTE 1: I_{CC} is measured with S0 and S1 at 4.5 V and all CB and DB pins grounded.

'ALS635 switching characteristics, V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, T_C = -55°C to 125°C for SN54ALS635, T_A = 0°C to 70°C for SN74ALS635

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54ALS635			SN74ALS635			UNIT
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
t _{pd}	DB and CB	ERR	S1 = H, S0 = L, R _L = 500 Ω	26			26			ns
	DB	ERR	S1 = L, S0 = H, R _L = 500 Ω	26			26			
t _{pd}	DB and CB	MERR	S1 = H, S0 = L, R _L = 500 Ω	40			40			ns
			S1 = L, S0 = H, R _L = 500 Ω	40			40			
t _{pd}	S0↓ and S1↓	CB	R _L = 680 Ω	40			40			ns
t _{PLH}	S0↓ and S1↓	ERR	R _L = 500 Ω	14			14			ns
t _{pd}	DB	CB	S1 = L, S0 = L, R _L = 680 Ω	40			40			ns
t _{pd}	S1↑	DB	S0 = H, R _L = 680 Ω	40			40			ns
t _{PLH}	OECB↑	CB	S1 = X, S0 = H, R _L = 680 Ω	24			24			ns
t _{PHL}	OECB↓	CB	S1 = X, S0 = H, R _L = 680 Ω	24			24			ns
t _{PLH}	OEDB↑	DB	S1 = X, S0 = H, R _L = 680 Ω	24			24			ns
t _{PHL}	OEDB↓	DB	S1 = X, S0 = H, R _L = 680 Ω	24			24			ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

**SN54ALS632A, SN54ALS633 THRU SN54ALS635
SN74ALS632A, SN74ALS633 THRU SN74ALS635
32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**




FIGURE 1. READ, FLAG, AND CORRECT MODE SWITCHING WAVEFORMS

2

LSI Devices





FIGURE 2. READ, CORRECT, MODIFY MODE SWITCHING WAVEFORMS

**SN54ALS632A, SN54ALS633 THRU SN54ALS635
 SN74ALS632A, SN74ALS633 THRU SN74ALS635
 32-BIT PARALLEL ERROR DETECTION AND CORRECTION CIRCUITS**



2

LSI Devices

FIGURE 3. DIAGNOSTIC MODE SWITCHING WAVEFORM