

- Controls 32 Electrodes
- 100-V Totem-Pole Outputs
- Low Standby Power Consumption
- All Outputs Contain Sink and Source Clamp Diodes
- 15-mA Steady-State Output Current
- Rugged DMOS Outputs
- CMOS Inputs
- Direct Replacement for SN55500D and SN75500A

### description

The SN55500E, SN65500E, and SN75500E are monolithic BIDFET<sup>†</sup> integrated circuits designed to perform the line-select operation of a matrix-addressable display. The device inputs are diode-clamped CMOS inputs.

The outputs of these drivers are normally low and can be selectively switched high when the strobe input is low. Selection of the outputs is achieved through the data S0 and S1 inputs. The 8-bit data stored internally in the serial register is inverted and sent to one of four output sections by the 2-line to 4-line decoder. All other outputs remain low. Internal circuits provide a high-current pulse to the level-shifting circuit during positive output transitions. When the output transition is complete, the low steady-state current reduces the circuit's standby power consumption. All outputs contain clamp diodes to the V<sub>CC2</sub> and GND supply inputs.

The SN55500E is characterized for operation over the full military temperature range of -55°C to 125°C. The SN65500E is characterized for operation from -40°C to 85°C. The SN75500E is characterized for operation from 0°C to 70°C.

**SN55500E . . . J PACKAGE**  
**SN65500E, SN75500E . . . N PACKAGE**

(TOP VIEW)

S0	1	40	V <sub>CC1</sub>
DATA	2	39	S1
CLK	3	38	STRB
1Q1	4	37	4Q1
1Q2	5	36	4Q2
1Q3	6	35	4Q3
1Q4	7	34	4Q4
1Q5	8	33	4Q5
1Q6	9	32	4Q6
1Q7	10	31	4Q7
1Q8	11	30	4Q8
2Q1	12	29	3Q1
2Q2	13	28	3Q2
2Q3	14	27	3Q3
2Q4	15	26	3Q4
2Q5	16	25	3Q5
2Q6	17	24	3Q6
2Q7	18	23	3Q7
2Q8	19	22	3Q8
GND	20	21	V <sub>CC2</sub>

**SN55500E . . . FD OR FJ PACKAGE**  
**SN65500E, SN75500E . . . FN PACKAGE**

(TOP VIEW)

1Q1	NC	CLK	DATA	S0	NC	V <sub>CC1</sub>	S1	STRB	NC	4Q1
1Q2	7	6	5	4	3	2	1	44	43	41
1Q3	8								39	4Q2
1Q4	9								38	4Q3
1Q5	10								37	4Q4
1Q6	11								36	4Q5
1Q7	12								35	4Q6
1Q8	13								34	4Q7
2Q1	14								33	4Q8
2Q2	15								32	3Q1
2Q3	16								31	3Q2
2Q4	17								30	3Q3
	18	19	20	21	22	23	24	25	26	27
	2Q5	2Q6	2Q7	2Q8	GND	NC	V <sub>CC2</sub>	3Q8	3Q7	3Q6
										29
										3Q5


NC - No internal connection

<sup>†</sup>BIDFET - Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip. This is a patented process.


# SN55500E, SN65500E, SN75500E AC PLASMA DISPLAY DRIVERS

SLDS013B - D2471, DECEMBER 1985 - REVISED MAY 1993

## logic symbol†



## functional block diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.

Pin numbers shown are for the J and N packages.

FUNCTION TABLE



FUNCTION	INPUTS				OUTPUTS							
	DATA	CLK	SELECT S1 S0	STRB	SHIFT REGISTER			1Q1...1Q8	2Q1...2Q8	3Q1...3Q8	4Q1...4Q8	
Load	H	↑	X X	H	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R7 <sub>n</sub>	L...L	L...L	L...L	L...L
	L	↑	X X	H	H	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R7 <sub>n</sub>	L...L	L...L	L...L	L...L
Strobe	X	X	X X	H	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R8 <sub>n</sub>	L...L	L...L	L...L	L...L	
	X	H	L L	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R8 <sub>n</sub>	R1...R8	L...L	L...L	L...L	
	X	H	L H	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R8 <sub>n</sub>	L...L	R1...R8	L...L	L...L	
	X	H	H L	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R8 <sub>n</sub>	L...L	L...L	R1...R8	L...L	
	X	H	H H	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R8 <sub>n</sub>	L...L	L...L	L...L	R1...R8	

H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition.

R1 ... R8 = levels currently at internal outputs of shift registers one through eight, respectively.

R1<sub>n</sub> ... R8<sub>n</sub> = levels at shift-register outputs R1 through R8, respectively, before the most recent ↑ transition of the clock.

## typical operating sequence



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC1</sub> (see Note 1):	SN55500E .....	13.8 V
	SN65500E, SN75500E .....	15 V
Supply voltage, V <sub>CC2</sub> .....		100 V
Input voltage .....		V <sub>CC1</sub> + 0.3 V
Continuous total power dissipation .....		See Dissipation Rating Table
Operating free-air temperature range:	SN55500E .....	-55°C to 125°C
	SN65500E .....	-40°C to 85°C
	SN75500E .....	0°C to 70°C
Storage temperature range .....		-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package .....		300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package .....		260°C
Case temperature for 60 seconds: FD or FJ package .....		260°C
Case temperature for 10 seconds: FN package .....		260°C

NOTE 1: Voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
FD or FJ	1825 mW	14.6 mW/°C	1168 mW	949 mW	365 mW
FN	1775 mW	14.2 mW/°C	1136 mW	923 mW	—
J	3050 mW	24.4 mW/°C	1952 mW	1586 mW	610 mW
N	1275 mW	10.2 mW/°C	816 mW	663 mW	—

# SN55500E, SN65500E, SN75500E AC PLASMA DISPLAY DRIVERS

SLDS013B - D2471, DECEMBER 1985 - REVISED MAY 1993

## recommended operating conditions

		SN55500E			SN65500E			SN75500E			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC1</sub>		10.8	12	13.2	10.8	12	13.2	10.8	12	13.2	V
Supply voltage, V <sub>CC2</sub>		0	100		0	100		0	100		V
High-level input voltage as a percentage of V <sub>CC1</sub> , V <sub>IH</sub>		75%			75%			75%			
Low-level input voltage as a percentage of V <sub>CC1</sub> , V <sub>IL</sub>			25%			25%			25%		
High-level output clamp current			20			20			20		mA
Low-level output clamp current			-20			-20			-20		mA
Clock frequency, f <sub>clock</sub> (see Figure 2)		0	8	0	8	0	8	0	8		MHz
Duration of high or low clock pulse, t <sub>w</sub>		62			62			62			ns
Setup time, t <sub>su</sub>	Data inputs before CLK↑	20			20			20			ns
	Select inputs before STRB↓	50			50			50			
Hold time, t <sub>h</sub>	Data inputs after CLK↑ (see Note 2)	50			50			50			ns
	Strobe input high after CLK↑	50			50			50			
	Select inputs after STRB↑	50			50			50			
Operating free-air temperature, T <sub>A</sub>		-55			-40		85	0	70		°C
Operating case temperature, T <sub>C</sub>				125							°C

NOTE 2: For operation above 25°C junction temperature, refer to Figure 2.

## electrical characteristics over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	SN55500E			SN65500E			SN75500E			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	MIN	TYP†	MAX	
V <sub>IK</sub> Input clamp voltage	V <sub>CC1</sub> = 12 V, I <sub>l</sub> = -12 mA		-1	-1.5		-1	-1.5		-1	-1.5	V
V <sub>OH</sub> High-level output voltage	V <sub>CC1</sub> = 13.2 V, V <sub>CC2</sub> = 100 V	I <sub>OH</sub> = -1 mA	94	97.5	94	97.5		95	97.5		V
		I <sub>OH</sub> = -10 mA	92	94.5	92	94.5		93	94.5		
		I <sub>OH</sub> = -15 mA	90	93.5	90	93.5		91	93.5		
V <sub>OL</sub> Low-level output voltage	V <sub>CC1</sub> = 13.2 V, V <sub>CC2</sub> = 100 V	I <sub>OL</sub> = 1 mA	0.85	2	0.85	2		0.85	2		V
		I <sub>OL</sub> = 10 mA	2	4	2	4		2	4		
		I <sub>OL</sub> = 15 mA	2.75	5	2.75	5		2.75	5		
V <sub>OK</sub> Output clamp voltage	V <sub>CC2</sub> = 0	I <sub>O</sub> = 20 mA	1	2.5	1	2.5		1	2.5		V
		I <sub>O</sub> = -20 mA	-1.2	-2.5	-1.2	-2.5		-1.2	-2.5		
I <sub>IH</sub> High-level input current	V <sub>CC1</sub> = 13.2 V, V <sub>I</sub> = V <sub>IH</sub> min		1		1			1			μA
I <sub>IL</sub> Low-level input current	V <sub>CC1</sub> = 13.2 V, V <sub>I</sub> = V <sub>IL</sub> max		-1		-1			-1			μA
I <sub>CC1</sub> Supply current	V <sub>CC1</sub> = 13.2 V, V <sub>CC2</sub> = 100 V	0.05	1		0.05	1		0.05	1		mA
I <sub>CC2</sub> Supply current	V <sub>CC2</sub> = 100 V		1	5		1	5		1	3	mA

† All typical values are at V<sub>CC1</sub> = 12 V, T<sub>A</sub> = 25°C.


## switching characteristics, V<sub>CC1</sub> = 12 V, V<sub>CC2</sub> = 100 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>DHL</sub> Delay time, high-to-low-level output from strobe input	C <sub>L</sub> = 30 pF, See Figure 1		250	ns
t <sub>DLH</sub> Delay time, low-to-high-level output from strobe input*			450	ns
t <sub>THL</sub> Transition time, high-to-low-level output			200	ns
t <sub>TLH</sub> Transition time, low-to-high-level output			300	ns



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## PARAMETER MEASUREMENT INFORMATION



# SN55500E, SN65500E, SN75500E AC PLASMA DISPLAY DRIVERS

SLDS013B - D2471, DECEMBER 1985 - REVISED MAY 1993

## TYPICAL CHARACTERISTICS

### MAXIMUM CLOCK FREQUENCY VS VIRTUAL JUNCTION TEMPERATURE†




Figure 2

† Only the 25°C to 70°C portion of the curve applies to the SN75500E.  
NOTE A: This curve assumes a symmetrical clock pulse.

## THERMAL INFORMATION

### Junction temperature formula

$$T_J = T_A + P_D R_{\theta JA}$$

$$T_J = T_C + P_D R_{\theta JC}$$

where

$T_J$  = virtual junction temperature

$T_A$  = free-air temperature

$P_D$  = average device power dissipation

$R_{\theta}$  = thermal resistance (junction-to-air,  $R_{\theta JA}$ , or junction-to-case,  $R_{\theta JC}$ )

PACKAGE TYPE	$R_{\theta JA}$	$R_{\theta JC}$
FD 44-pin ceramic	68°C/W	20°C/W
FN 44-pin plastic	70°C/W	22°C/W
J 40-pin ceramic	45°C/W	12°C/W
N 40-pin plastic	97°C/W	27°C/W

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265