Advanced Micro Devices

AmPAL18P8B/AL/A/L

20-Pin Combinatorial TTL Programmable Array Logic

DISTINCTIVE CHARACTERISTICS

- As fast as 15 ns maximum propagation delay
- Universal combinatorial architecture
- Programmable output polarity
- Programmable replacement for high-speed TTL logic
- Extensive third-party software and programmer support through FusionPLD partners
- 20-pin DIP and 20-pin PLCC packages save space

GENERAL DESCRIPTION

The AmPAL18P8 utilizes Advanced Micro Devices' advanced oxide-isolated bipolar process and fuse-link technology. The devices provide user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.

The AmPAL18P8 allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required timeconsuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product


terms, while the OR array sums selected terms at the outputs. In addition, the PAL device provides the following options:

- Variable input/output pin ratio
- Programmable three-state outputs

Product terms with all fuses opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Unused input pins should be tied to Vcc or GND.

The entire PAL device family is supported by the FusionPLD partners. The PAL family is programmed on conventional PAL device programmers. Once the PAL device is programmed and verified an additional fuse may be opened to prevent pattern readout. This feature secures proprietary circuits.

BLOCK DIAGRAM




Publication# 05799 Rev. H Amendment/0 Issue Date: February 1996


PRODUCT SELECTOR GUIDE

Family	t _{PD} ns (Max)	l _{cc} mA (Max)	l _{OL} mA (Min)
Very High-Speed ("B") Versions	15	180	24
High-Speed ("A") Versions	25	180	24
High-Speed, Half-Power ("AL") Versions	25	90	24
Half-Power ("L") Versions	35	90	24

CONNECTION DIAGRAMS

Top View





Note:

Pin 1 is marked for orientation.


PIN DESIGNATIONS

GND = Ground I = Input I/O = Input/Output Vcc = Supply Voltage

ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations									
AmPAL18P8	B, AL, A, L	PC, JC, DC							

Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

All parts are produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern. Information on approved programmers can be found in the Programmer Reference Guide. Extra test words are pre-programmed during manufacturing to ensure extremely high field programming yields, and provide extra test paths to achieve excellent parametric correlation.

Variable Input/Output Pin Ratio

The AmPAL18P8 has ten dedicated input lines, and all eight combinatorial outputs are I/O pins. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.

Programmable Three-State Outputs

Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

Programmable Polarity

The polarity of each output can be active-high or activelow, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean

expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is through a programmable fuse which controls an exclusive-OR gate at the output of the AND/OR logic. The output is active high if the fuse is 1 (programmed) and active low if the fuse is 0 (intact).

Security Fuse

After programming and verification, an AmPAL18P8 design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed.

Quality and Testability


The AmPAL18P8 offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional vields in the industry.

Technology

The AmPAL18P8 is fabricated with AMD's diffusionisolated bipolar process. This process reduces parasitic capacitances and minimum geometries to provide higher performance. The array connections are formed with proven PtSi fuses for reliable operation.

LOGIC DIAGRAM

Inputs (0-35)





ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C

Ambient Temperature

With Power Applied -55°C to +125°C

Supply Voltage with

Respect to Ground -0.5 V to +7.0 V

DC Input Voltage -0.5 V to +5.5 V

DC Input Current -30 mA to +5 mA

DC I/O Pin Voltage -0.5 V to Vcc Max

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
Operating in Free Air 0°C to +75°C
Supply Voltage (Vcc)
with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min}$		2.4		٧
V _{OL}	Output LOW Voltage	$I_{OL} = 24 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min}$			0.5	٧
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0		V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Vı	Input Clamp Voltage	I _{IN} = -18 mA, V _{CC} = Min	I _{IN} = -18 mA, V _{CC} = Min			
I _{IH}	Input HIGH Current	V _{IN} = 2.7 V, V _{CC} = Max (Note 2)			25	μΑ
IιL	Input LOW Current	V _{IN} = 0.4 V, V _{CC} = Max (Note 2)			-100	μΑ
I _I	Maximum Input Current	$V_{IN} = 5.5 \text{ V}, V_{CC} = \text{Max}$			1	mA
Іохн	Off-State Output Leakage Current HIGH	V _{OUT} = 2.7 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			100	μΑ
lozL	Off-State Output Leakage Current LOW	V _{OUT} = 0.4 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)			-250	μА
Isc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 3)		-30	-90	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA)	В, А		180	mA
		V _{CC} = Max	AL		90	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5 \text{ V}$ has been chosen to avoid test problems caused by tester ground degradation.



CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions	5	Тур	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0 V	$V_{CC} = 5.0 \text{ V}$ $T_A = +25^{\circ}\text{C}$	6	_
Соит	Output Capacitance	V _{OUT} = 2.0 V	f = 1 MHz	9	pF

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)


Parameter		В		Α, Α	AL	L		
Symbol	Parameter Description	Min	Max	Mln	Max	Min	Max	Unit
t _{PD}	Input or Feedback to Combinatorial Output		15		25		35	ns
tea	Input to Output Enable Using Product Term Control		15		25		35	ns
t _{ER}	Input to Output Disable Using Product Term Control		15		25		35	ns

Note:

2. See Switching Test Circuit for test conditions.

^{1.} These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING WAVEFORMS



Combinatorial Output

Input to Output Disable/Enable


- 1. $V_T = 1.5 V$
- 2. Input pulse amplitude 0 V to 3.0 V
- 3. Input rise and fall times 2 ns-5 ns typical.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
$\longrightarrow \longleftarrow$	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010-PAL


SWITCHING TEST CIRCUIT



05799H-7


Specification	S ₁	C∟	R ₁	R ₂	Measured Output Value
tpD	Closed				1.5 V
tea	$Z \rightarrow H$: Open $Z \rightarrow L$: Closed	50 pF	200 Ω	390 Ω	1.5 V
ter	$H \rightarrow Z$: Open $L \rightarrow Z$: Closed	5 pF			$\begin{split} H \rightarrow Z: V_{OH} - 0.5 \ V \\ L \rightarrow Z: V_{OL} + 0.5 \ V \end{split}$

INPUT/OUTPUT EQUIVALENT SCHEMATICS




05799H-8

Typical Input



Typical Output

▶ Plastic Dual In Line (PDIP) Packages




			AMD PACK	AGE TYPE	& LEADCOL	UNT (JEDEC	DRAWING	NUMBER)				
DIMENSION	PD	800	PD	014	PD	016	PD	018	PD	PD 0 20		
CODES	(MS-00	1(D)BA)	(MS-001(D)AA)		(MS-00	1(D)BB)	(MS-00	1(D)AC)	(MS-001(D)AD)			
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
A	0.140	0.200	0.140	0.200	0.140	0.200	0.140	0.200	0.140	0.200		
b	0.014	0.022	0.014	0.022	0.014	0.022	0.014	0.022	0.014	0.022		
b1	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065		
С	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015		
D	0.375	0.395	0.745	0.760	0.745	0.760	0.890	0.920	1.010	1.040		
E1	0.240	0.280	0.240	0.280	0.240	0.280	0.240	0.280	0.240	0.280		
E	0.300	0.325	0.300	0.325	0.300	0.325	0.300	0.325	0.300	0.325		
8	0.090	0.110	0.090	0.110	0.090	0.110	0.090	0.110	0.090	0.110		
L	0.120	0.160	0.120	0.160	0.120	0.160	0.120	0.160	0.120	0.160		
Q	0.015	0.060	0.015	0.060	0.015	0.060	0.017	0.060	0.015	0.060		
S1	0.005	-	0.005	_	0.005		0.005	_	0.005	_		
e _b	0.330	0.430	0.330	0.430	0.330	0.430	0.330	0.430	0.330	0.430		
$(\alpha_1 - \alpha_2)$	00	10º	00	10°	00	10°	00	10°	00	10°		
(α ₁ , α ₂)	00	15°	00	15°	00	15°	00	15º	00	15°		
N		8	1	4	1	16	1	8	2	:0		

- 1. All dimensions are in inches.
- 2. A notch, tab, or pin one identification mark shall be located adjacent to the device pin one.
- 3. Lead thickness increases by a maximum of 0.003 inch when a the solder lead finish is applied.
- 4. The minimum limit for this dimension in a PD 016 package is 0.030 inch in the four corner leads.
- 5. These dimensions do not include mold flash or protrusion.
- 6. This dimension is measured from the outside of the leads and 0.015 inch below the plane of the package exit, as defined by the top of the lead.
- 7. This dimension is measured from the seating plane to the base plane.
- 8. This dimension is measured from the seating plane (or from the lowest point of the lead shoulder width that measures 0.040 inch) to the lead tip.
- 9. The difference between these two dimensions should not exceed 7°.
- 10. When standoff has radii, the seating plane location is defined where the lead width equals 0.040 inch.
- 11. PD is AMD's internal designator for a plastic dual-in-line package.

▶ Plastic Leaded Chip Carrier (PLCC) Packages


Square Packages



DIMENSION CODES		AMD PACKAGE TYPE & LEADCOUNT (JEDEC DRAWING NUMBER)													
	PL	020	PL 028,	PLH028	PL	044	PL	052	PL 068,	PLH068	PL 084,	PLH084			
	(MS-018(A)AA)		(MS-018(A)AB)		(MS-018(A)AC)		(MO-047(A)AD)		(MO-047(B)AE)		(MO-047(B)AF)				
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
A	0.165	0.180	0.165	0.180	0.165	0.180	0.165	0.180	0.165	0.180	0.165	0.180			
A1	0.090	0.120	0.090	0.120	0.090	0.120	0.090	0.130	0.090	0.130	0.090	0.130			
A2	0.062	0.083	0.062	0.083	0.062	0.083	0.062	0.083	0.062	0.083	0.062	0.083			
D, E	0.385	0.395	0.485	0.495	0.685	0.695	0.785	0.795	0.985	0.995	1.185	1.195			
D1, E1	0.350	0.356	0.450	0.456	0.650	0.656	0.750	0.756	0.950	0.956	1.150	1.156			
D2, E2	0.290	0.330	0.390	0.430	0.590	0.630	0.690	0.730	0.890	0.930	1.090	1.130			
D3, E3	0.200	REF	0.300 REF		0.500 REF		0.600 REF		0.800 REF		1.000 REF				
С	0.009	0.015	0.009	0.015	0.009	0.015	0.009	0.015	0.007	0.013	0.007	0.013			

- 1. All dimensions are in inches.
- 2. Dimensions "D" and "E" are measured from the outermost point.
- 3. Dimensions "D1" and "E1" do not include corner mold flash. Allowable corner mold flash is 0.010 inch.
- 4. Dimensions "A, A1, D2, and E2" are measured from the points of contact to the base plane.
- 5. Lead spacing as measured from the center-line to the center-line shall be within ± 0.005 inch.
- 6. J-bend lead tips should be located inside the "pockets."
- 7. Lead coplanarity shall be within 0.004 inch as measured from the seating plane.
- 8. Lead tweeze shall be within 0.0045 inch on each side as measured from a vertical flat plane.
- 9. The lead pocket may be rectangular (as shown) or oval. If the corner lead pockets are connected, then 0.005-inch minimum lead spacing is required.
- 10. PL is AMD's internal abbreviation for a PLCC. PLH refers to one that has been thermally enhanced with an embedded heat spreader.

► Ceramic Dual In Line (CDIP) Packages



(see table of dimensions on next page)

► Ceramic Dual In Line (CDIP) Packages

DIMERNALA					AMD PA	CKAGE TY	PE & LEAI	COUNT				
DIMENSION CODES	ÇD	014	CD 016		CD 018		CD 020		CDV 020		CD3 022	
***	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	0.140	0.200	0.140	0.200	0.140	0.200	0.140	0.200	0.140	0.200	0.140	0.200
b	0.014	0.026	0.014	0.026	0.014	0.026	0.014	0.026	0.014	0.026	0.014	0.026
b1	0.014	0.023	0.014	0.023	0.014	0.023	0.014	0.023	0.014	0.023	0.014	0.023
b2	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065
b3	0.023	0.045	0.023	0.045	0.023	0.045	0.023	0.045	0.023	0.045	0.023	0.045
С	0.008	0.018	0.008	0.018	0.008	0.018	0.008	0.018	0.008	0.018	0.008	0.018
C1	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015
D	0.745	0.785	0.745	0.785	0.875	0.925	0.935	0.975	0.935	0.975	1.055	1.110
E	0.240	0.310	0.240	0.310	0.280	0.310	0.280	0.310	0.280	0.310	0.280	0.310
e	0.100	BASIC	0.100	BASIC	0.100	BASIC	0.100	BASIC	0.100	BASIC	0.100 BASIC	
eA	0.300	BASIC	0.300	BASIC	0.300	BASIC	0.300	BASIC	0.300	BASIC	0.300 BASIC	
eA/2	0.150	BASIC	0.150	BASIC	0.150	BASIC	0.150	BASIC	0.150	BASIC	IC 0.150 BAS	
eb		0.400	_	0.400		0.400		0.400		0.400	·—	0.400
L	0.125	0.200	0.125	0.200	0.125	0.200	0.125	0.200	0.125	0.200	0.125	0.200
М	_	0.0015	_	0.0015	<u> </u>	0.0015	_	0.0015	_	0.0015	_	0.0015
Q	0.015	0.060	0.015	0.060	0.015	0.060	0.015	0.060	0.015	0.060	0.015	0.060
\$1	0.005	_	0.005	_	0.005	_	0.005		0.005	_	0.005	
aaa	_	0.015	_	0.015	-	0.015	_	0.015		0.015		0.015
bbb	_	0.030	_	0.030		0.030	_	0.030		0.030		0.030
ccc		0.010		0.010		0.010	—	0.010	_	0.010		0.010
α	94º	105°	940	105°	940	105°	94º	105°	94°	105°	94°	105°
N	1	4	1	6	1	8	2	0	2	20	2	2
MIL-STD 1835 Case Outline ¹⁰	D	-1	D	-2	D	-6	D	-8	D	-8	D-7	

- All dimensions are in inches.
- 2. A notch, tab, or pin-one identification mark shall be located adjacent to pin one within the shaded area.
- 3. Dimensions "D" and "E" allow for off-center lid meniscus and glass overrun.
- 4. Dimensions "A" and "Q" are measured from the seating plane when the component is inserted into a 0.0415-inch minimum or 0.043-inch maximum gauge-hole socket.
- 5. Dimension "L" is measured from the seating plane to the lead tips.
- **6.** For dimension "e," each lead spacing shall be located within ± 0.010 inch of its true position.
- 7. This area may be a round, square, or rectangular shaped ultraviolet (UV) glass window in ceramic DIP packages for erasable memory products (designated as CDV).
- 8. Dimension "D" does not include units with bumper tape or clips.
- 9. CD is AMD's internal designator for a ceramic dual-in-line package. CD3 and CD4 indicate that the package width varies from the standard width for that pin-count. CDV means the package cap has a view window. CDE is a CD3 with a view window.
- 10. When "NL" is listed as the MIL-STD 1835 reference, the package is not listed in MIL-STD 1835.