

HI1171

August 1997

8-Bit, 40 MSPS, High Speed D/A Converter

reatures
• Throughput Rate 40MHz
• Resolution
Integral Linearity Error 0.25 LSB
Low Glitch Noise
Single Supply Operation
Low Power Consumption (Max)
Evaluation Board Available (HI1171-EV)

Direct Replacement for the Sony CXD1171

Applications

- · Wireless Telecommunications
- Signal Reconstruction
- · Direct Digital Synthesis
- Imaging

Pinout

- · Presentation and Broadcast Video
- Graphics Displays
- Signal Generators

Description

The HI1171 is an 8-bit, 40MHz, high speed D/A converter. The converter incorporates an 8-bit input data register with blanking capability, and current outputs. The HI1171 features low glitch outputs. The architecture is a current cell arrangement to provide low linearity errors.

The HI1171 is available in an Industrial temperature range and is offered in a 24 lead (200 mil) SOIC plastic package.


For dual version, please refer to the HI1177 Data Sheet. For triple version, please refer to the HI1178 Data Sheet.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.		
HI1171JCB	-40 to 85	24 Ld SOIC	M24.2-S		
HI1171-EV	25	Evaluation Board			

HI1171 (SOIC) TOP VIEW (LSB) D0 DV_{DD} DVDD 2 Di AV_{DD} D2 D3 OUT2 D4 lours 19 D5 AV_{DD} 18 AVDD D6 17 ۷G D7 BLNK 9 VREF DVSS 10 IREF 11 AVSS ٧a DVSS CLK

Typical Application Circuit





Absolute Maximum Ratings Digital Supply Voltage DV_{DD} to DV_{SS} Analog Supply Voltage AV_{DD} to AV_{SS} Input Voltage. VDD to V_{SS} V Output Current Operating Conditions Temperature Range Thermal Information Thermal Resistance (Typical, Note 1) SOIC Package 98 Maximum Junction Temperature, Plastic Package Maximum Storage Temperature Range 65°C to 150°C Maximum Lead Temperature (Soldering 10s) 300°C (SOIC - Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. 8 JA is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $AV_{DD} = +4.75V$ to +5.25V, $DV_{DD} = +4.75$ to +5.25V, $V_{REF} = +2.0V$, $f_S = 40MHz$, CLK Pulse Width = 12.5ns, $T_A = 25^{\circ}C$ (Note 4)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SYSTEM PERFORMANCE					
Resolution, n		-	8	-	Bits
Integral Linearity Error, INL	f _S = 40MHz (End Point)	-0.5	-	1.3	LSB
Differential Linearity Error, DNL	f _S = 40MHz	-		±0.25	LSB
Offset Error, V _{OS}	(Note 2)		-	1	mV
Full Scale Error, FSE (Adjustable to Zero)	(Note 2)	-	-	±13	LSB
Full Scale Output Current, IFS		-	10	15	mA
Full Scale Output Voltage, V _{FS}		1.9	2.0	2.1	٧
Output Voltage Range, V _{FSR}		0.5	2.0	2.1	٧
DYNAMIC CHARACTERISTICS					
Throughput Rate	See Figure 7	40.0	-	-	MHz
Glitch Energy, GE	R _{OUT} = 75Ω	*	30	-	pV-s
Differential Gain, ΔA _V (Note 3)		-	1.2	-	%
Differential Phase, Δφ (Note 3)			0.5		Degree
REFERENCE INPUT					
Voltage Reference Input Range		0.5		2.0	٧
Reference Input Resistance	(Note 3)	1.0	-	-	МΩ
DIGITAL INPUTS					
Input Logic High Voltage, VIH	(Note 3)	3.0		-	٧
Input Logic Low Voltage, V _{IL}	(Note 3)	-		1.5	٧
Input Logic Current, I _{IL} , I _{IH}	(Note 3)	-		±5.0	μΑ
Digital Input Capacitance, CIN	(Note 3)		5.0		pF
TIMING CHARACTERISTICS		<u> </u>			
Data Setup Time, t _{SU}	See Figure 1	5		-	ns
Data Hold Time, t _{HLD}	See Figure 1	10	-	-	ns
Propagation Delay Time, tpD	See Figure 9	-	10	-	ns

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Settling Time, t _{SET} (to ¹ / ₂ LSB)	See Figure 1	-	10	15	ns
CLK Pulse Width, tpW1, tpW2	See Figure 1	12.5	-		ns
POWER SUPPLY CHARACTERISITICS	-				
IAV _{DD}	14.3MHz, at Color Bar Data Input	T -	10.9	11.5	mA
IDV _{DD}	14.3MHz, at Color Bar Data Input	-	4.2	4.8	mA
Power Dissipation	200Ω load at 2V _{P.P} Output			80	mW


NOTES:

- 2. Excludes error due to external reference drift.
- 3. Parameter guaranteed by design or characterization and not production tested.
- 4. Electrical specifications guaranteed only under the stated operating conditions.

Timing Diagram



Typical Performance Curves






FIGURE 2. OUTPUT FULL SCALE VOLTAGE VS REFERENCE VOLTAGE

FIGURE 3. OUTPUT RESISTANCE VS GLITCH ENERGY




FIGURE 4. OUTPUT FULL SCALE VOLTAGE VS AMBIENT TEMPERATURE

Pin Descriptions

24 PIN SOIC	PIN NAME	PIN DESCRIPTION
1-8	D0(LSB) thru D7(MSB)	Digital Data Bit 0, the Least Significant Bit thru Digital Data Bit 7, the Most Significant Bit.
9	BLNK	Blanking Line, used to clear the internal data register to the zero condition when High, normal operation when Low.
10, 13	DVSS	Digital Ground.
11	VB	Voltage Bias, connect a 0.1μF capacitor to DV _{SS} .
12	CLK	Data Clock Pin 100kHz to 40MHz.
14	AVSS	Analog Ground.
15	REF	Current Reference, used to set the current range. Connect a resistor to AV _{SS} that is 16 times greater than the resistor on I _{OUT1} . (See Typical Applications Circuit).
16	VREF	Input Reference Voltage used to set the output full scale range.

Pin Descriptions (Continued)

24 PIN SOIC	PIN NAME	PIN DESCRIPTION			
17	VG	Voltage Ground, connect a 0.1μF capacitor to AV _{DD} .			
18, 19, 22	AV _{DD}	Analog Supply 4.75V to 7V.			
20	lour1	Current Output Pin.			
21	lOUT2	Current Output pin used for a virtual ground connection. Usually connected to AV _{SS} .			
23, 24	DV _{DD}	Digital Supply 4.75V to 7V.			

Detailed Description

The HI1171 is an 8-bit, current out D/A converter. The DAC can convert at 40MHz and run on a single +5V supply. The architecture is an encoded, switched current cell arrangement.

Voltage Output Mode

The output current of the HI1171 can be converted into a voltage by connecting an external resistor to I_{OUT1}. To calculate the output resistor use the following equation:

ROUT = VES /IES.

where V_{FS} can range from +0.5V to +2.0V and I_{FS} can range from 0mA to 15mA.

In setting the output current the I_{REF} pin should have a resistor connected to it that is 16 times greater than the output resistor:

RREF = 16 x ROUT

As the values of both R_{OUT} and R_{REF} increase, power consumption is decreased, but glitch energy and output settling time is increased.

Clock Phase Relationship

The internal latch is closed when the clock line is high. The latch can be cleared by the BLNK line. When BLNK is set (HIGH) the contents of the internal data latch will be cleared. When BLNK is low data is updated by the CLK.

Noise Reduction

To reduce power supply noise separate analog and digital power supplies should be used with $0.1\mu F$ ceramic capacitors placed as close to the body of the HI1171 as possible. The analog (AV_SS) and digital (DV_SS) ground returns should be connected together back at the power supply to ensure proper operation from power up.

Test Circuits




FIGURE 5. MAXIMUM CONVERSION SPEED TEST CIRCUIT

