

Printed December 17, 1996

## UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER WITH FIFOs

#### DESCRIPTION

The ST16C550 is a universal asynchronous receiver and transmitter with 16 byte transmit and receive FIFO. A programmable baud rate generator is provided to select transmit and receive clock rates from 50Hz to 1.5 MHz.

The ST16C550 is an improved version of the NS16C550 UART with higher operating speed and lower access time. The ST16C550 on board status registers provides the error conditions, type and status of the transfer operation being performed. Included is complete MODEM control capability, and a processor interrupt system that may be software tailored to the user's requirements. The ST16C550 provides internal loop-back capability for on board diagnostic testing.

The ST16C550 is fabricated in an advanced  $0.6\mu$  CMOS process to achieve low drain power and high speed requirements.


#### **FEATURES**

- Pin to pin and functional compatible to NS16C550,TL16C550
- 16 byte transmit FIFO
- 16 byte receive FIFO with error flags
- Modem control signals (CTS\*, RTS\*, DSR\*, DTR\*, RI\*, CD\*)
- Programmable character lengths (5, 6, 7, 8)
- Even, odd, or no parity bit generation and detection
- Independent transmit and receive control
- Software compatible with INS8250, NS16C550
- 460.8 kHz transmit/receive operation with 7.372 MHz crystal or external clock source


#### ORDERING INFORMATION

Partnumber	Package (	Operating temperature
ST16C550CP40	Plastic-DIP	0° C to + 70° C
ST16C550CJ44	PLCC	0° C to + 70° C
ST16C550CQ52	QFP	0° C to + 70° C
ST16C550CQ48	TQFP	0° C to + 70° C
ST16C550IP40	Plastic-DIP	-40° C to +85° C
ST16C550IJ44	PLCC	-40° C to +85° C
ST16C550IQ48	TQFP	-40° C to +85° C


## **PLCC Package**



### **Plastic-DIP Package**



## **BLOCK DIAGRAM**



## **SYMBOL DESCRIPTION**

Symbol	40	in 44	Signal Type	Pin Description	
D0-D7	1-8	2-9	I/O	Bi-directional data bus. Eight bit, three state data bus to transfer information to or from the CPU. D0 is the least significant bit of the data bus and the first serial data bit to be received or transmitted.	
RCLK	9	10	ı	Receive clock input. The external clock input to the ST16C550 receiver section if receiver data rate is different from transmitter data rate.	
RX	10	11	I	Serial data input. The serial information (data) received from serial port to ST16C550 receive input circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RX input is disabled from external connection and connected to the TX output internally.	
тх	11	13	0	Serial data output. The serial data is transmitted via this pin with additional start, stop and parity bits. The TX will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.	
CS0	12	14	ı	Chip select 1. (active high) A high at this pin enables the ST16C550 / CPU data transfer operation.	
CS1	13	15	ı	Chip select 2. (active high) A high at this pin enables the ST16C550 / CPU data transfer operation.	
CS2*	14	16	ı	Chip select 3. (active low) A low at this pin (while CS0= and CS1=1) will enable the ST16C550 / CPU data transfe operation.	
BAUDOUT*	15	17	0	Baud rate generator clock output. This output provides the 16x clock of the internal selected baud rate. RCLK pin is connected externally to BAUDOUT* pin to provide receive clock.	
XTAL1	16	18	I	Crystal input 1 or external clock input. A crystal can be connected to this pin and XTAL2 pin to utilize the internal oscillator circuit. An external clock can be used to clock internal circuit and baud rate generator for custom transmission rates.	

## **SYMBOL DESCRIPTION**

Symbol	P 40	in 44	Signal Type	Pin Description	
XTAL2	17	19	0	Crystal input 2 or buffered clock output. See XTAL1.	
IOW*	18	20	I	Write strobe. (active low) A low on this pin will transfer the contents of the CPU data bus to the addressed register.	
IOW	19	21	I	Write strobe. (active high) Same as IOW*, but uses active high input. Note that only an active IOW* or IOW input is required to transfer data from CPU to ST16C550 during write operation. All the unused pin should be tied to VCC or GND.	
GND	20	22	0	Signal and power ground.	
IOR*	21	24	I	Read strobe. (active low) A low level on this pin transfers the contents of the ST16C550 data bus to the CPU.	
IOR	22	25	I	Read strobe. (active high) Same as IOR*, but uses active high input. Note that only an active IOR* or IOR input is required to transfer data from ST16C550 to CPU during read operation. All the unused pin should be tied to VCC or GND.	
DDIS*	23	26	0	Drive disable. (active low) This pin goes low when the CPU is reading data from the ST16C550 to disable the external transceiver or logic's.	
TXRDY*	24	27	0	Transmit ready. (active low) This pin goes high when the transmit FIFO of the ST16C550 is full. It can be used as a single or multi-transfer.	
AS*	25	28	I	Address strobe. (active low) A low on this pin will latch the state of the chip selects and addressed register (A2-A0) This input is used when signals are not stable for the duration of a read or write operation. If not required, tie the AS* input permanently low.	
A2	26	29	I	Address select line 2. To select internal registers.	
A1	27	30	l	Address select line 1. To select internal registers.	

## **SYMBOL DESCRIPTION**

Symbol	P 40	in 44	Signal Type	Pin Description	
A0	28	31	I	Address select line 0. To select internal registers.	
RXRDY*	29	32	0	Receive ready. (active low) This pin goes low when the receive FIFO is full. It can be used as a single or multitransfer.	
INT	30	33	0	Interrupt output. (active high) This pin goes high (when enabled by the interrupt enable register) whenever a receiver error, receiver data available, transmitter empty, or modem status condition flag is detected.	
OP2*	31	35	0	General purpose output. (active low) User defined output. See bit-3 modem control register (MCR bit-3).	
RTS*	32	36	Ο	Request to send. (active low) To indicate that the transmitter has data ready to send. Writing a "1" in the modem control register (MCR bit-1) will set this pin to a low state. After the reset this pin will be set to high. Note that this pin does not have any effect on the transmit or receive operation.	
DTR*	33	37	0	Data terminal ready. (active low) To indicate the ST16C550 is ready to receive data. This pin can be controlled via the modem control register (MCR bit-0) Writing a "1" at the MCR bit-0 will set the DTR* output to low This pin will be set to high state after writing a "0" to the register or after the reset. Note that this pin does not have any effect on the transmit or receive operation.	
OP1*	34	38	0	General purpose output. (active low) User defined output. See bit-2 of modem control register (MCR bit-2).	
RESET	35	39	I	Master reset. (active high) A high on this pin will reset all the outputs and internal registers. The transmitter output and the receiver input will be disabled during reset time.	
CTS*	36	40	I	Clear to send. (active low) The CTS* signal is a MODEM control function input whose conditions can be tested by reading the MSR BIT-4. CTS* has no effect on the transmit or receive operation.	

## **SYMBOL DESCRIPTION**

Symbol	40	in 44	Signal Type	Pin Description	
DSR*	37	41	I	Data set ready. (active low) A low on this pin indicates the MODEM is ready to exchange data with UART. This pin does not have any effect on the transmit or receive operation.	
CD*	38	42	Carrier detect. (active low) A low on this pin indicarrier has been detected by the modem.		
RI*	39	43	I	Ring detect indicator. (active low) A low on this pin indicator the modem has received a ringing signal from telepholine.	
vcc	40	44	I	Power supply input.	

## **PROGRAMMING TABLE**

A2	<b>A</b> 1	AO	READ MODE	WRITE MODE
0	0	0	Receive Holding Register	Transmit Holding Register
0	0	1		Interrupt Enable Register
0	1	0	Interrupt Status Register	FIFO Control Register
0	1 1	1	-	Line Control Register
1	0	0		Modem Control Register
1	0	1	Line Status Register	_
1	1 1	0	Modem Status Register	
1	1 1	1	Scratchpad Register	Scratchpad Register
0	0	0	· -	LSB of Divisor Latch
0	0	1		MSB of Divisor Latch

## **ST16C550 ACCESSIBLE REGISTERS**

A2 A1 A0	Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
0 0 0	RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0 0 0	THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0 0 1	IER	0	0	0	0	modem status interrupt	receive line status interrupt	transmit holding register	receive holding register
0 1 0	FCR	RCVR trigger (MSB)	RCVR trigger (LSB)	0	0	DMA mode select	XMIT FIFO reset	RCVR FIFO reset	FIFO enable
0 1 0	ISR	0/ FIFOs enabled	0/ FIFOs enabled	0	0	int priority bit-2	int priority bit-1	int priority bit-0	int status
0 1 1	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
1 0 0	MCR	0	0	0	loop back	OP2*	OP1*	RTS*	DTR*
1 0 1	LSR	0/ FIFO error	trans. empty	trans. holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
1 1 0	MSR	CD	RI	DSR	CTS	delta CD*	delta RI*	delta DSR*	delta CTS*
1 1 1	SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0 0 0	DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0 0 1	DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

DLL and DLM are accessible only when LCR bit-7 is set to "1".

#### REGISTER FUNCTIONAL DESCRIPTIONS

#### TRANSMIT AND RECEIVE HOLDING REGISTER

The serial transmitter section consists of a Transmit Hold Register (THR) and Transmit Shift Register (TSR). The status of the transmit hold register is provided in the Line Status Register (LSR). Writing to this register (THR) will transfer the contents of data bus (D7-D0) to the Transmit holding register whenever the transmitter holding register or transmitter shift register is empty. The transmit holding register empty flag will be set to "1" when the transmitter is empty or data is transferred to the transmit shift register. Note that a write operation should be performed when the transmit holding register empty flag is set.

On the falling edge of the start bit, the receiver internal counter will start to count 7 1/2 clocks (16x clock) which is the center of the start bit. The start bit is valid if the RX is still low at the mid-bit sample of the start bit. Verifying the start bit prevents the receiver from assembling a false data character due to a low going noise spike on the RX input. Receiver status codes will be posted in the Line Status Register.

#### FIFO INTERRUPT MODE OPERATION

When the receive FIFO (FCR BIT-0=1) and receive interrupts (IER BIT-0=1) are enabled, receiver interrupt will occur as follows:

- A) The receive data available interrupts will be issued to the CPU when the FIFO has reached its programmed trigger level; it will be cleared as soon as the FIFO drops below its programmed trigger level.
- B) The ISR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt it is cleared when the FIFO drops below the trigger level.
- C) The data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to the receiver FIFO. It is reset when the FIFO is empty.

#### FIFO POLLED MODE OPERATION

When FCR BIT-0=1; resetting IER BIT 3-0 to zero puts the ST16C550 in the FIFO polled mode of operation. Since the receiver and transmitter are controlled separately either one or both can be in the polled mode operation by utilizing the Line Status Register.

- A) LSR BIT-0 will be set as long as there is one byte in the receive FIFO.
- B) LSR BIT4-1 will specify which error(s) has occurred.
- C) LSR BIT-5 will indicate when the transmit FIFO is empty.
- D) LSR BIT-6 will indicate when both transmit FIFO and transmit shift register are empty.
- E) LSR BIT-7 will indicate when there are any errors in the receive FIFO.

The ST16C550 requires to have two step FIFO enable operation in order to enable receive trigger levels.

#### PROGRAMMABLE BAUD RATE GENERATOR

The ST16C550 contains a programmable Baud Rate Generator that is capable of taking any clock input from DC-24 MHz and dividing it by any divisor from 1 to 2<sup>16</sup> -1. The output frequency of the Baudout\* is equal to 16X of transmission baud rate (Baudout\*=16 x Baud Rate). Customize Baud Rates can be achieved by selecting proper divisor values for MSB and LSB of baud rate generator.

### INTERRUPT ENABLE REGISTER (IER)

The Interrupt Enable Register (IER) masks the incoming interrupts from receiver ready, transmitter empty, line status and modem status registers to the INT output pin.

#### IER BIT-0:

0=disable the receiver ready interrupt. 1=enable the receiver ready interrupt.

#### IER BIT-1:

0=disable the transmitter empty interrupt. 1=enable the transmitter empty interrupt.

#### IER BIT-2:

0=disable the receiver line status interrupt. 1=enable the receiver line status interrupt.

#### IER BIT-3:

0=disable the modem status register interrupt. 1=enable the modem status register interrupt.

#### **IER BIT 7-4:**

All these bits are set to logic zero.

#### **INTERRUPT STATUS REGISTER (ISR)**

The ST16C550 provides four level prioritized interrupt conditions to minimize software overhead during data character transfers. The Interrupt Status Register (ISR) provides the source of the interrupt in prioritized matter. During the read cycle the ST16C550 provides the highest interrupt level to be serviced by CPU. No other interrupts are acknowledged until the particular interrupt is serviced. The following are the prioritized interrupt levels:

#### **Priority level**

Р	D3	D2	D1	DO	Source of the interrupt
1	0	1	1	0	LSR (Receiver Line Sta- tus Register)
2	0	1	0	0	RXRDY (Received Data Ready)
2*	1	1	0	0	RXRDY (Receive Data
3	0	0	1	0	time out) TXRDY ( Transmitter Holding Register Empty)
4	0	0	0	0	MSR (Modem Status Register)

#### \*RECEIVE TIME-OUT:

This mode is enabled when STARTECH UART is operating in FIFO mode. Receive time out will not occur if the receive FIFO is empty. The time out counter will be reset at the center of each stop bit received or each time receive holding register is read. The actual time out value is T ( Time out length in bits)= 4 X P ( Programmed word length) + 12. To convert time out value to a character value, user has to divide this number to its complete word length + parity ( if used) + number of stop bits and start bit.

Example -A: If user programs the word length = 7, and no parity and one stop bit, Time out will be:  $T = 4 \times 7$  (programmed word length) +12 = 40 bits Character time = 40 / 9 [ (programmed word length = 7) + (stop bit = 1) + (start bit = 1)] = 4.4 characters.

Example -B: If user programs the word length = 7, with parity and one stop bit, the time out will be:  $T = 4 \times 7$  (programmed word length) + 12 = 40 bits Character time = 40 / 10 [ (programmed word length = 7) + (parity = 1) + (stop bit = 1) + (start bit = 1) = 4 characters.

#### ISR BIT-0:

0=an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine.

1=no interrupt pending.

#### **ISR BIT 1-3:**

Logical combination of these bits, provides the highest priority interrupt pending.

#### **ISR BIT 4-7:**

These bits are not used and are set to zero in ST16C450 mode. **BIT 6-7:** are set to "1" in ST16C550 mode.

#### FIFO CONTROL REGISTER (FCR)

This register is used to enable the FIFOs, clear the FIFOs, set the receiver FIFO trigger level, and select the type of DMA signaling.

#### FCR BIT-0:

0=Disable the transmit and receive FIFO.

1=Enable the transmit and receive FIFO.

This bit should be enabled before setting the FIFO trigger levels.

#### FCR BIT-1:

0=No change.

1=Clears the contents of the receive FIFO and resets its counter logic to 0 (the receive shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

#### FCR BIT-2:

0=No change.

1=Clears the contents of the transmit FIFO and resets its counter logic to 0 (the transmit shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

#### FCR BIT-3:

0=No change.

1=Changes RXRDY and TXRDY pins from mode "0" to mode "1".

#### Transmit operation in mode "0":

When ST16C550 is in ST16C450 mode (FCR bit-0=0) or in the FIFO mode (FCR bit-0=1, FCR bit-3=0) when there are no characters in the transmit FIFO or transmit holding register, the TXRDY\* pin will go low. Once active the TXRDY\* pin will go high (inactive) after the first character is loaded into the transmit holding register.

#### Receive operation in mode "0":

When ST16C550 is in ST16C450 mode (FCR bit-0=0) or in the FIFO mode (FCR bit-0=1, FCR bit-3=0) and there is at least 1 character in the receive FIFO, the RXRDY\* pin will go low. Once active the RXRDY\* pin will go high (inactive) when there are no more characters in the receiver.

### Transmit operation in mode "1":

When ST16C550 is in FIFO mode (FCR bit-0=1, FCR bit-3=1) the TXRDY\* pin will become high (inactive) when the transmit FIFO is completely full. It will be low if one or more FIFO locations are empty.

#### Receive operation in mode "1":

When ST16C550 is in FIFO mode (FCR bit-0=1, FCR bit-3=1) and the trigger level or the timeout has been reached, the RXRDY\* pin will go low. Once it is activated it will go high (inactive) when there are no more characters in the FIFO.

#### **FCR BIT 4-5:**

Not used.

#### **FCR BIT 6-7:**

These bits are used to set the trigger level for the receiver FIFO interrupt.

BIT-7	BIT-6	FIFO trigger level
0	0	01
0	1	04
1	0	08
1	1	14

#### LINE CONTROL REGISTER (LCR)

The Line Control Register is used to specify the asynchronous data communication format. The number of the word length, stop bits, and parity can be selected by writing appropriate bits in this register.

#### LCR BIT1-0:

These two bits specify the word length to be transmitted or received.

BIT-1	BIT-0	Word length
0	0	5
0	1	6
1	0	7
1	1	8

#### LCR BIT-2:

The number of stop bits can be specified by this bit.

BIT-2	Word length	Stop bit(s)
0	5,6,7,8	1
1	5	1-1/2
1	6,7,8	2

#### LCR BIT-3:

Parity or no parity can be selected via this bit. 0=no parity

1=a parity bit is generated during the transmission, receiver also checks for received parity.

#### LCR BIT-4:

If the parity bit is enabled, LCR BIT-4 selects the even or odd parity format.

0=ODD parity is generated by forcing an odd number of 1's in the transmitted data, receiver also checks for same format.

1= EVEN parity bit is generated by forcing an even the number of 1's in the transmitted data, receiver also checks for same format.

#### LCR BIT-5:

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

LCR BIT-5=1 and LCR BIT-4=0, parity bit is forced to "1" in the transmitted and received data.

LCR BIT-5=1 and LCR BIT-4=1, parity bit is forced to "0" in the transmitted and received data.

#### LCR BIT-6:

Break control bit. It causes a break condition to be transmitted (the TX is forced to low state).

0=normal operating condition.

1=forces the transmitter output (TX) to go low to alert the communication terminal.

#### LCR BIT-7:

The internal baud rate counter latch enable (DLAB). 0=normal operation.

1=select divisor latch register.

### **MODEM CONTROL REGISTER (MCR)**

This register controls the interface with the MODEM or a peripheral device (RS232).

#### MCR BIT-0:

0=force DTR\* output to high. 1=force DTR\* output to low.

#### MCR BIT-1:

0=force RTS\* output to high. 1=force RTS\* output to low.

#### MCR BIT-2:

0=set OP1\* output to high. 1=set OP1\* output to low.

#### MCR BIT-3:

0=set OP2\* output to high. 1=set OP2\* output to low.

#### MCR BIT-4:

0=normal operating mode.

1=enable local loop-back mode (diagnostics). The transmitter output (TX) is set high (Mark condition), the receiver input (RX), CTS\*, DSR\*, CD\*, and RI\* are disabled. Internally the transmitter output is connected to the receiver input and DTR\*, RTS\*, OP1\* and OP2\* are connected to modem control inputs. In this mode , the receiver and transmitter interrupts are fully operational. The Modem Control Interrupts are also operational, but the interrupts sources are now the lower four bits of the Modem Control Register instead of the four Modem Control inputs. The interrupts are still controlled by the IER .

#### **MCR BIT 5-7:**

Not used. Are set to zero permanently.

#### LINE STATUS REGISTER (LSR)

This register provides the status of data transfer to CPU.

#### LSR BIT-0:

0=no data in receive holding register or FIFO. 1=data has been received and saved in the receive

holding register or FIFO.

#### LSR BIT-1:

0=no overrun error (normal).

1=overrun error, next character arrived before receive holding register was emptied or if FIFOs are enabled, an overrun error will occur only after the FIFO is full and the next character has been completely received in the shift register. Note that character in the shift register is overwritten, but it is not transferred to the FIFO.

#### LSR BIT-2:

0=no parity error (normal).

1=parity error, received data does not have correct parity information. In the FIFO mode this error is associated with the character at the top of the FIFO.

#### LSR BIT-3:

0=no framing error (normal).

1=framing error received, received data did not have a valid stop bit. In the FIFO mode this error is associated with the character at the top of the FIFO.

#### LSR BIT-4:

0=no break condition (normal).

1=receiver received a break signal (RX was low for one character time frame). In FIFO mode, only one zero character is loaded into the FIFO.

#### LSR BIT-5:

0=transmit holding register is full. ST16C550 will not accept any data for transmission.

1=transmit holding register (or FIFO ) is empty. CPU can load the next character.

#### LSR BIT-6:

0=transmitter holding and shift registers are full.
1=transmitter holding and shift registers are empty. In FIFO mode this bit is set to one whenever the transmitter FIFO and transmit shift register are empty.

#### LSR BIT-7:

0=Normal.

1=At least one parity error, framing error or break indication in the FIFO. This bit is cleared when LSR is read.

#### **MODEM STATUS REGISTER (MSR)**

This register provides the current state of the control lines from the modem or peripheral to the CPU. Four bits of this register are used to indicate the changed information. These bits are set to "1" whenever a control input from the MODEM changes state. They are set to "0" whenever the CPU reads this register.

#### MSR BIT-0:

Indicates that the CTS\* input to the ST16C550 has changed state since the last time it was read.

#### MSR BIT-1:

Indicates that the DSR\* input to the ST16C550 has changed state since the last time it was read.

#### MSR BIT-2:

Indicates that the RI\* input to the ST16C550 has changed from a low to a high state.

#### MSR BIT-3:

Indicates that the CD\* input to the ST16C550 has changed state since the last time it was read.

#### MSR BIT-4:

This bit is equivalent to RTS in the MCR during local loop-back mode. It is the compliment of the CTS\* input.

#### MSR BIT-5:

This bit is equivalent to DTR in the MCR during local loop-back mode. It is the compliment of the DSR\* input.

#### MSR BIT-6:

This bit is equivalent to OP1 in the MCR during local loop-back mode. It is the compliment of the RI\* input.

#### MSR BIT-7:

This bit is equivalent to OP2 in the MCR during local loop-back mode. It is the compliment to the CD\* input.

Note: Whenever MSR BIT3-0: is set to logic "1", a MODEM Status Interrupt is generated.

## SCRATCHPAD REGISTER (SR)

ST16C550 provides a temporary data register to store 8 bits of information for variable use.

# BAUD RATE GENERATOR PROGRAMMING TABLE (1.8432 MHz CLOCK):

BAUD RATE	16 x CLOCK DIVISOR	% ERROR
50	2304	
75	1536	
110	1047	0.026
134.5	857	0.058
150	768	
300	384	
600	192	
1200	96	
2400	48	
3600	32	
4800	24	
7200	16	
9600	12	
19.2K	6	
38.4K	3	
56K	2	2.77
115.2K	1	

### ST16C550 EXTERNAL RESET CONDITION

REGISTERS	RESET STATE
IER	IER BITS 0-7=0
ISR	ISR BIT-0=1, ISR BITS 1-7=0
LCR	LCR BITS 0-7=0
MCR	MCR BITS 0-7=0
LSR	LSR BITS 0-4=0,
	LSR BITS 5-6=1 LSR, BIT 7=0
MSR	MSR BITS 0-3=0,
	MSR BITS 4-7=input signals
FCR	FCR BITS 0-7=0

SIGNALS	RESET STATE			
TX	High			
OP1*	High			
OP2*	High			
RTS*	High			
DTR*	High			
RXRDY*	High			
TXRDY*	Low			
INT	Low			

## **AC ELECTRICAL CHARACTERISTICS**

 $T_A$ =0° - 70° C ( -40° - +85° C for IP, IJ,IQ packages), Vcc=3.3 - 5.0 V ± 10% unless otherwise specified.

Symbol	Parameter	_ Min	Limits Typ	Max	Units	Conditions
T <sub>1w</sub>	Clock high pulse duration	20			ns	
T <sub>2w</sub>	Clock low pulse duration	20			ns	
Тзж	Oscillator/Clock speed	-		24	MHz	Vcc=5.0V
Тзw	Oscillator/Clock speed			8	MHz	Vcc=3.0V
T <sub>4w</sub>	Address strobe width	15		_	ns	
$T_{5\mathtt{s}}$	Address setup time	8			ns	
$T_{5h}$	Address hold time	0			ns	
$T_{6s}$	Chip select setup time	8			ns	
T <sub>6h</sub>	Chip select hold time	0			ns	
$T_{7d}$	IOR* delay from chip select	7			ns	Note: 1
$T_{7w}$	IOR* strobe width	40			ns	
$T_{7h}$	Chip select hold time from IOR*	0			ns	Note: 1
$T_{8d}$	IOR* delay from chip select	8			ns	
$T_{9d}$	Read cycle delay	40			ns	
T <sub>11d</sub>	IOR* to DDIS* delay			30	ns	100 pF load
$T_{12s}$	Delay from IOR* to data	15			ns	
$T_{12h}$	Data hold time			5	ns	
T <sub>13d</sub>	IOW* delay from chip select	7			ns	Note: 1
T <sub>13w</sub>	IOW* strobe width	40			ns	
T <sub>13h</sub>	Chip select hold time from IOW*	0			ns	
$T_{14d}$	IOW* delay from chip select	7			ns	Note: 1
T <sub>15d</sub>	Write cycle delay	40			ns	
T <sub>16s</sub>	Data setup time	10			ns	
T <sub>16h</sub>	Data hold time	5			ns	
T <sub>17d</sub>	Delay from IOW* to output			50	ns	100 pF load
T <sub>18d</sub>	Delay to set interrupt from MODEM input			70	ns	100 pF load
T <sub>19d</sub>	Delay to reset interrupt from IOR*			70	ns	100 pF load

## **AC ELECTRICAL CHARACTERISTICS**

 $T_A=0^{\circ}$  - 70° C ( -40° - +85° C for IP, IJ,IQ packages), Vcc=3.3 - 5.0 V ± 10% unless otherwise specified.

Symbol	Parameter	Min	Limits Typ	Max	Units	Conditions
$T_{20d}$	Delay from stop to set interrupt			1 Rclk	*	100 pF load
$T_{21d}$	Delay from IOR* to reset interrupt			200	ns	100 pF load
$T_{22d}$	Delay from stop to interrupt			100	ns	
$T_{23d}$	Delay from initial INT reset to transmit	8		24	*	
	start					
$T_{24d}$	Delay from IOW* to reset interrupt			175	ns	
$T_{25d}$	Delay from stop to set RxRdy			1	Clk	
$T_{26d}$	Delay fromIOR* to reset RxRdy			1	μS	
T <sub>27d</sub>	Delay from IOW* to set TxRdy			175	ns	
T <sub>28d</sub>	Delay from start to reset TxRdy			8	*	
TR	Reset pulse width	10			ns	
N	Baud rate devisor	1		216-1	Rclk	

Note 1: Applicable only when AS\* is tied low.

\* = Baudrate

#### 52 Pin QFP Package 48 Pin TQFP Package RESET D5 35 RESET D5 D6 3 OP1\* D6 OP1\* D7 4 DTR\* D7 33 32 RTS\* BCTK N.C. N.C. 31 OP2\* ST16C550CQ48 ST16C550CQ52 33 RX INT 30 RX TX 32 RXRDY 29 RXRDY TX CS0 9 31 28 CS0 CS1 10 30 27 10 CS1 29 CS2\* 11 A2 26 11 CS2\* 12 BAUDOUT\* N.C 25 N.C. BAU DOUT\* N.C. 13 IOW GND N.C.

## **ABSOLUTE MAXIMUM RATINGS**


Supply range Voltage at any pin Operating temperature Storage temperature Package dissipation 7 Volts GND-0.3 V to VCC+0.3 V 0° C to +70° C -40° C to +150° C 500 mW

### DC ELECTRICAL CHARACTERISTICS


 $T_A=0^{\circ}$  - 70° C ( -40° - +85° C for IP, IJ, IQ packages), Vcc=3.3 - 5.0 V ± 10% unless otherwise specified.

Symbol	Parameter	Min	Limits Typ	Max	Units	Conditions
$V_{_{\rm ILCK}}$	Clock input low level	-0.5		0.6	V	Vcc=5.0 V
VIHCK	Clock input high level	3.0		VCC	v	Vcc=5.0 V
V <sub>IL</sub>	Input low level	-0.5		0.8	V	Vcc=5.0 V
VIH	Input high level	2.2		VCC	V	Vcc=5.0 V
V <sub>OL</sub>	Output low level on all outputs			0.4	V	I <sub>OL</sub> = 6 mA
V <sub>OH</sub>	Output high level	2.4			V	I <sub>OH</sub> = -6 mA
I <sub>IL</sub>	Input leakage			±10	μA	-ОН
l <sub>CL</sub>	Clock leakage			±10	μA	
Icc	Avg power supply current		1.2	1.5	mΑ	Vcc=5.0 V
$\widetilde{C}_{\mathtt{P}}^{\mathtt{C}}$	Input capacitance		2	5	pF	
$V_{\text{ILCK}}$	Clock input low level	-0.3		0.8	l <sub>v</sub>	Vcc=3.0 V
VIHCK	Clock input high level	2.4		VCC	V	Vcc=3.0 V
VIL	Input low level	-0.3		8.0	V	Vcc=3.0 V
V <sub>IH</sub>	Input high level	2.0		VCC	V	Vcc=3.0 V
V <sub>ol</sub>	Output low level on all outputs			0.4	V	Vcc=3.0 V, I <sub>OI</sub> = 4.2
OL						mA OL
$V_{OH}$	Output high level	2.0			V	Vcc=3.0 V, I <sub>OH</sub> = -1
Оп						mA
I <sub>cc</sub>	Avg power supply current		0.6	8.0	mA	Vcc=3.0 V


## **CLOCK TIMING**




## BAUDOUT\* TIMING




## **GENERAL READ TIMING**




## **GENERAL WRITE TIMING**




## MODEM TIMING







## **RXRDY TIMING FOR MODE "0"**




## **RXRDY TIMING FOR MODE "1"**





## **TXRDY TIMING MODE "0"**



## TXRDY TIMING MODE "1"

