FEATURES:

- 8K x 8K non-blocking switching at 32.768Mb/s
- 16 serial input and output streams
- · Accepts single-bit single-data streams at 32.768Mb/s
- Per-channel Variable Delay Mode for low-latency applications
- Per-channel Constant Delay Mode for frame integrity applications
- Automatic identification of ST-BUS® and GCI bus interfaces
- · Automatic frame offset delay measurement
- Per-stream single data frame delay offset programming
- Per-channel high-impedance output control
- · Direct microprocessor access to all internal memories
- Memory block programming for quick setup
- IEEE-1149.1 (JTAG) Test Port
- 3.3V Power Supply
- Available in 144-pin (20mm x 20mm) Thin Quad Flatpack (TQFP) and 144-pin (13mm x 13mm) Plastic Ball Grid Array (PBGA)
- Operating Temperature Range -40°C to +85°C


DESCRIPTION:

The IDT72V73250 has a non-blocking switch capacity of 8,192 x 8,192 channels at 32.768Mb/s. With 16 inputs and 16 outputs, programmable per stream control, and a variety of operating modes the IDT72V73250 is designed for the TDM time slot interchange function in either voice or data applications.

Some of the main features of the IDT72V73250 are LOW power 3.3 Volt operation, automatic ST-BUS® /GCI sensing, memory block programming, simple microprocessor interface, JTAG Test Access Port (TAP) and per stream programmable input offset delay, variable or constant throughput modes, output enable and processor mode.

The 16 serial input streams (RX) of the IDT72V73250 are run at 32.768Mb/s allowing 512 channels per $125\mu s$ frame. The data rates on the output streams (TX) are identical to those on the input streams (RX).

FUNCTIONAL BLOCK DIAGRAM



JUNE 2004

PIN CONFIGURATIONS


	*	/— A1	BALL P	AD CORI	NER							
Α	O C32i	O RESET	O ODE	O RX1	O RX4	O RX7	O TX4	O TX7	O NC ⁽¹⁾	O NC ⁽¹⁾	O NC ⁽¹⁾	O NC ⁽¹⁾
В	O F32i	O FE	O RX0	O RX2	O RX5	O TX0	O TX3	O TX6	O NC ⁽¹⁾	O NC ⁽¹⁾	O NC ⁽¹⁾	O NC ⁽¹⁾
С	O NC ⁽¹⁾	O TMS	O TDI	O RX3	O RX6	O TX1	O TX2	O TX5	O NC ⁽¹⁾	O NC ⁽¹⁾	O NC ⁽¹⁾	O NC ⁽¹⁾
D	O TDO	O TCK	O TRST	O DS	Vcc	Vcc	O Vcc	O Vcc	O NC ⁽¹⁾	O NC ⁽¹⁾	O NC ⁽¹⁾	O NC ⁽¹⁾
E	O Cs	O R/w	O A0	Vcc	O GND	O GND	O GND	O GND	O vcc	O RX10	O RX9	O RX8
F	O A1	O A2	O A3	Vcc	O GND	O GND	O GND	O GND	VCC	O RX13	O RX12	O RX11
G	O A6	O A5	O A4	Vcc	O GND	O GND	O GND	O GND	VCC	O RX14	O RX15	O TX8/ OEI0
Н	O A9	O A8	O A7	Vcc	O GND	O GND	O GND	O GND	O Vcc	O TX9/ OEI1	O TX10/ OEI2	O TX11/ OEl3
J	O A13	O A12	O A11	O A10	Vcc	O Vcc	O Vcc	O Vcc	O NC ⁽¹⁾	TX12/ OEI4	TX13/ OEI5	TX14/ OEI6
K	O NC ⁽¹⁾	O NC ⁽¹⁾	O A14	O D8	O D5	O D2	O D1	O NC ⁽¹⁾	O NC ⁽¹⁾	NC ⁽¹⁾	TX15/ OEI7	O NC ⁽¹⁾
L	O D15	O DTA	O D11	O D9	O D6	O D3	O D0	O NC ⁽¹⁾	O NC ⁽¹⁾	O NC ⁽¹⁾	NC(1)	O NC ⁽¹⁾
M	O D14	O D13	O D12	O D10	O D7	O D4	O NC ⁽¹⁾					
	1	2	3	4	5	6	7	8	9	10	11	12 5933 dr

NOTE:

1. NC = No Connect.

PBGA: 1mm pitch, 13mm x13mm (BB144-1, order code: BB) TOP VIEW

PIN CONFIGURATIONS (CONTINUED)



NOTE: 1. NC = No Connect.

TQFP: 0.50mm pitch, 20mm x 20mm (DA144-1, order code: DA) TOP VIEW

PINDESCRIPTION

SYMBOL	NAME	I/O	DESCRIPTION
A0-14	Address 0 to 14	1	These address lines access all internal memories.
C32i	Clock	1	Serial clock for shifting data in/out on the serial data stream. This input accepts a 32.768 MHz clock.
<u>CS</u>	Chip Select	1	This active LOW input is used by a microprocessor to activate the microprocessor port of IDT72V73250.
D0-15	Data Bus 0-15	I/O	These pins are the data bits of the microprocessor port.
DS	Data Strobe	I	This active LOW input works in conjunction with $\overline{\text{CS}}$ to enable the read and write operations and sets the data bus lines (D0-D15).
DTA	Data Transfer Acknowledgment	0	Indicates that a data bus transfer is complete. When the bus cycle ends, this pin drives HIGH and then goes high-impedance, allowing for faster bus cycles with a weaker pull-up resistor. A pull-up resistor is required to hold a HIGH level when the pin is in high-impedance.
FE	Frame Evaluation	1	This input can be used to measure delay in the data path by comparing the frame pulse, F32i, with this input.
F32i	Frame Pulse	I	This input accepts and automatically identifies frame synchronization signals formatted according to ST-BUS® and GCI specifications.
GND	Ground		Ground Rail
ODE	Output Drive Enable	I	This is the output enable control for the TX serial outputs. When the ODE input is LOW and the Output Stand By bit of the Control Register is LOW, all TX outputs are in a high-impedance state. If this input is HIGH, the TX output drivers are enabled. However, each channel may still be put into a high-impedance state by using the per-channel control bits in the Connection Memory.
RESET	Device Reset		This input puts the IDT72V73250 into a reset state that clears the device internal counters, registers and brings TX0-15 and D0-D15 into a high-impedance state. The RESET pin must be held LOW for a minimum of 20ns to properly reset the device.
R/W	Read/Write	П	This input controls the direction of the data bus lines (D0-D15) during a microprocessor access.
RX0-15	Data Stream Input 0 to 15	I	Serial data input stream. These streams have a data rate of 32.768 Mb/s.
TCK	Test Clock	1	Provides the clock to the JTAG test logic.
TDI	Test Serial Data In	П	JTAG serial test instructions and data are shifted in on this pin. This pin is pulled HIGH by an internal pull-up when not driven.
TDO	Test Serial Data Out	0	JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high-impedance state when JTAG scan is not enabled.
TMS	Test Mode Select	П	JTAG signal that controls the state transitions of the TAP controller. This pin is pulled HIGH by an internal pull-up when not driven.
TRST	Test Reset	I	Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin is pulled by an internal pull-up when not driven. This pin should be pulsed LOW on power-up, or held LOW, to ensure that the IDT72V73250 is in the normal functional mode.
TX0-7	TX Output 0 to 7 (Three-State Outputs)	0	Serial data output stream. These streams have a data rate of 32.768 Mb/s.
TX8-15/ OEI0-7	TX Output 8 to 15/ Output Enable Indication0-7 (Three-State Outputs)	0	When all 16 output streams are selected via Control Register, these pins are the output streams TX8 to TX15 and operate at 32.768Mb/s. When output enable function is selected, these pins reflect the active or high-impedance status for the corresponding output stream Output Enable Indication 0-7.
Vcc	Vcc		+3.3 Volt Power Supply.

DESCRIPTION (CONTINUED)

With two main operating modes, Processor Mode and Connection Mode, the IDT72V73250 can easily switch data from incoming serial streams (Data Memory) or from the controlling microprocessor via Connection Memory. As control and status information is critical in data transmission, the Processor Mode is especially useful when there are multiple devices sharing the input and output streams.

With data coming from multiple sources and through different paths, data entering the device is often delayed. To handle this problem, the IDT72V73250 has a Frame Evaluation feature to allow individual streams to be offset from the frame pulse in half clock-cycle intervals up to +7.5 clock cycles.

The IDT72V73250 also provides a JTAG test access port, memory block programming, a simple microprocessor interface and automatic ST-BUS*/GCI sensing to shorten setup time, aid in debugging and ease use of the device without sacrificing capabilities.

FUNCTIONAL DESCRIPTION

DATA AND CONNECTION MEMORY

All data that comes in through the RX inputs go through a serial-to-parallel conversion before being stored into internal Data Memory. The 8 KHz frame pulse (F32i) is used to mark the $125\mu s$ frame boundaries and to sequentially address the input channels in Data Memory.

Data output on the TX streams may come from either the serial input streams (Data Memory) or from the microprocessor (Connection Memory). In the case that RX input data is to be output, the addresses in Connection Memory are used to specify a stream and channel of the input. The Connection Memory is setup in such a way that each location corresponds to an output channel for each particular stream. In that way, more than one channel can output the same data. In Processor Mode, the microprocessor writes data to the Connection Memory locations corresponding to the stream and channel that is to be output. The lower half (8 least significant bits) of the Connection Memory is output every frame until the microprocessor changes the data or mode of the channel. By using this Processor Mode capability, the microprocessor can access input and output time-slots on a per-channel basis.

The two most significant bits of the Connection Memory are used to control per-channel mode of the output streams. Specifically, the MOD1-0 bits are used to select Processor Mode, Constant or Variable delay Mode, and the high-impedance state of output drivers. If the MOD1-0 bits are set to 1-1 accordingly, only that particular output channel (8 bits) will be in the high-impedance state. If however, the ODE input pin is LOW and the Output Standby Bit in the Control Register is LOW, all of the outputs will be in a high-impedance state even if a particular channel in Connection Memory has enabled the output for that channel. In other words, the ODE pin and Output Stand By control bit are master output enables for the device (See Table 3).

SERIAL DATA INTERFACE TIMING

For a 32.768Mb/s serial data rate , the master clock frequency will be running at 32.768 MHz resulting in a single-bit per clock. The IDT72V73250 provides two different interface timing modes, ST-BUS $^{\circ}$ or GCI.

The IDT72V73250 automatically detects the presence of an input frame pulse and identifies it as either ST-BUS® or GCI. In ST-BUS® Mode, data is clocked out on the falling edge and is clocked in on the subsequent rising-edge. See Figure 12 for timing. In GCI Mode, data is clocked out on the rising edge and is clocked in on the subsequent falling edge. See Figure 13 for timing.

INPUT FRAME OFFSET SELECTION

Input frame offset selection allows the channel alignment of individual input streams to be offset with respect to the output stream channel alignment. Although all input data comes in at the same speed, delays can be caused by variable path serial backplanes and variable path lengths which may be implemented in large centralized and distributed switching systems. Because data is often delayed, this feature is useful in compensating for the skew between input streams.

Each input stream can have its own delay offset value by programming the frame input offset registers (FOR, Table 8). The maximum allowable skew is +7.5 master clock (C32i) periods forward with a resolution of $\frac{1}{2}$ clock period, see Table 9. The output frame cannot be adjusted.

SERIAL INPUT FRAME ALIGNMENT EVALUATION

The IDT72V73250 provides the Frame Evaluation input to determine different data input delays with respect to the frame pulse F32i. A measurement cycle is started by setting the Start Frame Evaluation bit of the Control Register LOW for at least one frame. When the Start Frame Evaluation bit in the Control Register is changed from LOW to HIGH, the evaluation starts. Two frames later, the Complete Frame Evaluation bit of the Frame Alignment Register changes from LOW to HIGH to signal that a valid offset measurement is ready to be read from bits 0 to 12 of the Frame Alignment Register. The Start Frame Evaluation bit must be set to zero before a new measurement cycle is started.

In ST-BUS® mode, the falling edge of the frame measurement signal (Frame Evaluation) is evaluated against the falling edge of the ST-BUS® frame pulse. In GCI mode, the rising edge of Frame Evaluation is evaluated against the rising edge of the GCI frame pulse. See Table 7 and Figure 1 for the description of the Frame Alignment Register.

MEMORY BLOCK PROGRAMMING

The IDT72V73250 provides users with the capability of initializing the entire Connection Memory block in two frames. To set bits 14 and 15 of every Connection Memory location, first program the desired pattern in the Block Programming Data Bits (BPD1-0), located in bits 7 and 8 of the Control Register.

The block programming mode is enabled by setting the Memory Block Program bit of the Control Register HIGH. When the Block Programming Enable

bit of the Control Register is set to HIGH, the Block Programming Data will be loaded into the bits 14 and 15 of every Connection Memory location. The other Connection Memory bits (bit 0 to bit 13) are loaded with zeros. When the memory block programming is complete, the device resets the Block Programming Enable, Block Programming Data 1-0 and Memory Block Program bits to zero.

DELAY THROUGH THE IDT72V73250

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform time-slot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, variable throughput delay is best as it ensure minimum delay between input and output data. In wideband data applications, constant throughput delay is best as the frame integrity of the information is maintained through the switch.

The delay through the device varies according to the type of throughput delay selected in the MOD bits of the Connection Memory.

VARIABLE DELAY MODE (MOD1-0 = 0-0)

In this mode, the delay is dependent only on the combination of source and destination channels and is independent of input and output streams. The minimum delay achievable in the IDT72V73250 is three time-slots. If the input channel data is switched to the same output channel (channel n, frame p), it will be output in the following frame (channel n, frame p+1). The same is true if the input channel n is switched to output channel n+1 or n+2. If the input channel n is switched to output channel n+3, n+4,..., the new output data will appear in the same frame. Table 2 shows the possible delays for the IDT72V73250 in Variable Delay mode.

CONSTANT DELAY MODE (MOD1-0 = 0-1)

In this mode, frame integrity is maintained in all switching configurations by making use of a multiple data memory buffer. Input channel data is written into the data memory buffers during frame n will be read out during frame n+2. In the IDT72V73250, the minimum throughput delay achievable in Constant Delay mode will be one frame plus one channel. See Table 1.

MICROPROCESSOR INTERFACE

The IDT72V73250's microprocessor interface looks like a standard RAM interface to improve integration into a system. With a 15-bit address bus and a 16-bit data bus, reads and writes are mapped directly into Data and Connection memories. By allowing the internal memories to be randomly accessed, the controlling microprocessor has more time to manage other peripheral devices and can more easily and quickly gather information and setup the switch paths. Table 4 shows the mapping of the addresses into internal memory blocks.

MEMORY MAPPING

The address bus on the microprocessor interface selects the internal registers and memories of the IDT72V73250.

The two most significant bits of the address select between the registers, Data Memory, and Connection Memory. If A14 and A13 are HIGH, A12-A0 are used to address the Data Memory. If A14 is HIGH and A13 is LOW, A12-A0 are used to address Connection Memory. If A14 is LOW and A13 is HIGH A12-A0 are used to select the Control Register, Frame Alignment Register, and Frame Offset Registers. See Table 4 for mappings.

As explained in the Initialization sections, after system power-up, the Control Register should be programmed immediately to establish the desired switching

configuration.

The data in the Control Register consists of the Memory Block Programming bit, the Block Programming Data bits, the Begin Block Programming Enable, the Output Stand By , Start Frame Evaluation, Output Enable Indication, and Software Reset . As explained in the Memory Block Programming section, the Block Programming Enable begins the programming if the Memory Block Program bit is enabled. This allows the entire Connection Memory block to be programmed with the Block Programming Data bits. If the ODE pin is LOW, the Output Stand By bit enables (if HIGH) or disables (if LOW) all TX output drivers. If the ODE pin is HIGH, the contents of the Output Stand By bit is ignored and all TX output drivers are enabled.

SOFTWARE RESET

The Software Reset serves the same function as the hardware reset. As with the hard reset, the Software Reset must also be set HIGH for 20ns before bringing the Software Reset LOW again for normal operation. Once the Software Reset is LOW, internal registers and other memories may be read or written. During Software Reset, the microprocessor port is still able to read from all internal memories. The only write operation allowed during a Software Reset is to the Software Reset bit in the Control Register to complete the Software Reset.

CONNECTION MEMORY CONTROL

If the ODE pin and the Output Stand By bit are LOW, all output channels will be in three-state. See Table 3 for detail.

If MOD1-0 of the Connection Memory is 1-0 accordingly, the output channel will be in Processor Mode. In this case the lower eight bits of the Connection Memory are output each frame until the MOD1-0 bits are changed. If MOD1-0 of the Connection Memory are 0-1 accordingly, the channel will be in Constant Delay Mode and bits 12-0 are used to address a location in Data Memory. If MOD1-0 of the Connection Memory are 0-0, the channel will be in Variable Delay Mode and bits 12-0 are used to address a location in Data Memory. If MOD 1-0 of the Connection Memory are 1-1, the channel will be in High-Impedance mode and that channel will be in three-state.

OUTPUT ENABLE INDICATION

The IDT72V73250 has the capability to indicate the state of the outputs (active or three-state) by enabling the Output Enable Indication in the Control Register. In the Output Enable Indication mode however, only half of the output streams are available. If this same capability is desired with all 16 streams, this can be accomplished by using two IDT72V73250 or one IDT72V73260 devices. In one device, the All Output Enable bit is set to a one while in the other the All Output Enable is set to zero. In this way, one device acts as the switch and the other as a three-state control device, see Figure 5. It is important to note if the TSI device is programmed for All Output Enable and the Output Enable Indication is also set, the device will be in the All Output Enable mode not Output Enable Indication. To use all 16 streams, set Output Enable Indication in the Control Register to zero.

INITIALIZATION OF THE IDT72V73250

After power up, the state of the Connection Memory is unknown. As such, the outputs should be put in high-impedance by holding the ODE pin LOW. While the ODE is LOW, the microprocessor can initialize the device by using the Block Programming feature and program the active paths via the microprocessor bus. Once the device is configured, the ODE pin (or Output Stand By bit depending on initialization) can be switched to enable the TSI switch.

TABLE — 1 CONSTANT THROUGHPUT DELAY VALUE

Input Rate	Delay for Constant Throughput Delay Mode (m – output channel number) (n – input channel number)						
32.768 Mb/s	1b/s 512 + (512 -n) +m time-slots						

TABLE 2— VARIABLE THROUGHPUT DELAY VALUE

Input Rate		nroughput Delay Mode er; n – input channel number)
	m ≤ n+2	m > n+2
32.768 Mb/s	512 - (n-m) time-slots	(m-n) time-slots

TABLE 3—OUTPUT HIGH-IMPEDANCE CONTROL

Bits MOD1-0 Values in Connection Memory	ODE pin	OSB bit in Control Register	Output Status
1 and 1	Don't Care	Don't Care	Per Channel High-Impedance
Any, other than 1 and 1	0	0	High-Impedance
Any, other than 1 and 1	0	1	Enable
Any, other than 1 and 1	1	0	Enable
Any, other than 1 and 1	1	1	Enable

TABLE 4 — INTERNAL REGISTER AND ADDRESS MEMORY MAPPING

A14	A13	A12	A11	A10	A9	A8	A7	A6	A 5	A4	A3	A2	A1	A0	RW	Location
1	1	STA3	STA2	STA1	STA0	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0	R	Data Memory
1	0	STA3	STA2	STA1	STA0	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0	R/W	Connection Memory
0	1	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R/W	Control Register
0	1	0	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R	Frame Align Register
0	1	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R/W	Frame Offset Register 0
0	1	1	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R/W	Frame Offset Register 1
0	1	1	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R/W	Frame Offset Register 2
0	1	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	R/W	Frame Offset Register 3

TABLE 5 — CONTROL REGISTER (CR) BITS

Reset V	′alue: 0000н.											
15	14 13 12	11 10 9 8 7 6 5 4 3 2 1 0										
SRS	OEI OEPOL AOE	0 0 MBP BPD1 BPD0 BPE OSB SFE 0 0 0										
BIT	NAME	DESCRIPTION										
15	SRS (Software Reset)	A one will reset the device and have the same effect as the RESET pin. Must be zero for normal operation.										
14	OEI (Output Enable Indication)	When 1, the TX8-15/OEI0-7 pins will be OEI0-7 and reflect the active or high-impedance state of their corresponding output data streams. When 0, this feature is disabled and these pins are used as output data streams TX8-15.										
13	OEPOL (Output Enable Polarity)	When 1, a one on an Output Enable Indication pin denotes an active state on the output data stream; zero on an Output Enable Indication in denotes high-impedance state. When 0, a one on an Output Enable Indication pin denotes high-impedance and a zero denotes and active state.										
12	AOE (All Output Enable)	When 1, TX0-15 will behave as OEI0-15 accordingly. These outputs will reflect the active or high-impedance state of the corresponding output data streams (TX0-15) in another IDT72V73250 if programmed identically. When 0, the TSI operates in the normal switch mode.										
11-10	Unused	Must be zero for normal operation.										
9	MBP (Memory Block Program)	$When 1, the Connection Memory block programming feature is ready for the programming of Connection Memory HIGH bits, bit \\14 to bit 15. When 0, this feature is disabled.$										
8-7	BPD1-0 (Block Programming Data)	These bits carry the value to be loaded into the Connection Memory block whenever the memory block programming feature is activated. After the Memory Block Program bit in the Control Register is set to 1 and the Block Programming Enable is set to 1, the contents of the bits Block Programming Data1-0 are loaded into bit 15 and 14 of the Connection Memory. Bit 13 to bit 0 of the Connection Memory are set to 0.										
6	BPE (Begin Block Programming Enable)	A zero to one transition of this bit enables the memory block programming function. The Block Programming Enable and Block Programming Data1-0 bits in the Control Register have to be defined in the same write operation. Once the Block Programming Enable bit is set HIGH, the device requires two frames to complete the block programming. After the programming function has finished, the Block Programming Enable, Memory Block Program and Block Programming Data 1-0 bits will be reset to zero by the device to indicate the operation is complete.										
5	OSB (Output Stand By)	When ODE = 0 and Output Stand By = 0, the output drivers of the transmit serial streams are in high-impedance mode. When either ODE = 1 or Output Stand By = 1, the output serial streams drivers function normally.										
4	SFE (Start Frame Evaluation)	A zero to one transition in this bit starts the Frame Evaluation procedure. When the Complete Frame Evaluation bit in the Frame Alignment Register changes from zero to one, the evaluation procedure stops. To start another Frame Evaluation cycle, set th bit to zero for at least one frame.										
3-0	Unused	Must be zero for normal operation.										

TABLE 6 — CONNECTION MEMORY BITS

15	14 13 12	11 10	9	8	7	6	5	4	3	2	1	0
MOD	1 MOD0 0 SAB3 S	SAB2 SAB1	SAB0	CAB8	CAB7	CAB6	CAB5	CAB4	CAB3	CAB2	CAB1	CAB0
Bit	Name	Description										
15,14	MOD1-0 (Switching Mode Selection)	MOD1 N 0 0 1 1	10 <u>000</u> 0 1 0 1	MO Variable D Constant E Processor Output Higl	elay mode Delay mod mode	е						
13	Unused	Must be zero f	or normal	operation.								
12-9	SAB3-0 (Source Stream Address Bits)	The binary va	lue is the r	number of th	e data stre	eam for th	ne source	of the con	nection.			
8-0	CAB8-0 (Source Channel Address Bits)	The binary va	lue is the r	number of th	e channel	for the s	ource of th	e connec	tion.			

TABLE 7 — FRAME ALIGNMENT REGISTER (FAR) BITS

Res 15	Reset Value: 15 14 13 0 0 CFE		0000н. 12 FD12 F			9 8 D9 FD	<u> </u>		5 FD5	4 FD4	3 FD3	2 FD2	1 FD1	0 FD0	
Bit	Name		Descripti	ion											
15-14	Unused		Must be ze	ero for nor	mal operat	ion.									
13	CFE (Comple Frame Evalua								completed a				ains a vali	id frame alig	nment offset.
12 LOW the Start	The falling edge of Frame Evaluation (or rising edge for GCI mode) is sampled during the C32i-HIGH phase (FD12 = 1) or during the C														
11-0											ne Evaluation				




Figure 1. Example for Frame Alignment Measurement

TABLE 8 — FRAME INPUT OFFSET REGISTER (FOR) BITS

Reset Value:00	Reset Value:0000H for all FOR registers.															
Register	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FOR0 Register	OF32	OF31	OF30	DLE3	OF22	OF21	OF20	DLE2	OF12	OF11	OF10	DLE1	OF02	OF01	OF00	DLE0
FOR1 Register	OF72	OF71	OF70	DLE7	OF62	OF61	OF60	DLE6	OF52	OF51	OF50	DLE5	OF42	OF41	OF40	DLE4
FOR2 Register	OF112	OF111	OF110	DLE11	OF102	OF101	OF100	DLE10	OF92	OF91	OF90	DLE9	OF82	OF81	OF80	DLE8
FOR3 Register	OF152	OF151	OF150	DLE15	OF142	OF141	OF140	DLE14	OF132	OF131	OF130	DLE13	OF122	OF121	OF120	DLE12

Name ⁽¹⁾	Description							
OFn2, OFn1, OFn0,	These three bits define how long the serial interface receiver takes to recognize and store bit 0 from th RX input pin: i.e., to start a							
(Offset Bits 2, 1 & 0)	frame. The input frame offset can be selected to +7.5 clock periods from the point where the external frame pulse input signal is ap							
	the F32i input of the	device. See Figure 2.						
DLEn	ST-BUS® and	DLEn = 0, offset is on the clock boundary.						
	GCI mode:	DLEn = 1, offset is a half clock cycle off of the clock boundary.						

NOTE:

^{1.} n denotes an input stream number from 0 to 15.

TABLE 9 — OFFSET BITS (OFn2, OFn1, OFn0, DLEn) & FRAME DELAY BITS (FD12, FD2-0)

Input Stream			nt Result from Jelay Bits		Corresponding Offset Bits					
Offset	FD12	FD2	FD1	FD0	OFn2	OFn1	OFn0	DLEn		
No clock period shift (Default)	1	0	0	0	0	0	0	0		
+ 0.5 clock period shift	0	0	0	0	0	0	0	1		
+ 1.0 clock period shift	1	0	0	1	0	0	1	0		
+ 1.5 clock period shift	0	0	0	1	0	0	1	1		
+ 2.0 clock period shift	1	0	1	0	0	1	0	0		
+ 2.5 clock period shift	0	0	1	0	0	1	0	1		
+ 3.0 clock period shift	1	0	1	1	0	1	1	0		
+ 3.5 clock period shift	0	0	1	1	0	1	1	1		
+ 4.0 clock period shift	1	1	0	0	1	0	0	0		
+ 4.5 clock period shift	0	1	0	0	1	0	0	1		
+5.0 clock period shift	1	1	0	1	1	0	1	0		
+5.5 clock period shift	0	1	0	1	1	0	1	1		
+6.0 clock period shift	1	1	1	0	1	1	0	0		
+6.5 clock period shift	0	1	1	0	1	1	0	1		
+7.0 clock period shift	1	1	1	1	1	1	1	0		
+7.5 clock period shift	0	1	1	1	1	1	1	1		




Figure 2. Examples for Input Offset Delay Timing in 32.768 Mb/s mode

JTAG SUPPORT

The IDT72V73250JTAG interface conforms to the Boundary-Scan standard IEEE-1149.1. This standard specifies a design-for-testability technique called Boundary-Scan test (BST). The operation of the boundary-scan circuitry is controlled by an external test access port (TAP) Controller.

TEST ACCESS PORT (TAP)

The Test Access Port (TAP) provides access to the test functions of the IDT72V73250. It consists of three input pins and one output pin.

Test Clock Input (TCK)

TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remains independent. The TCK permits shifting of test data into or out of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip logic.

Test Mode Select Input (TMS)

The logic signals received at the TMS input are interpreted by the TAP Controller to control the test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to VCC when it is not driven from an external source.

Test Data Input (TDI)

Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to VCC when it is not driven from an external source.

Test Data Output (TDO)

Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out through the TDO pin on the falling edge of each TCK pulse. When no data is shifted through the boundary scancells, the TDO driver is set to a high-impedance state.

Test Reset (TRST)

Reset the JTAG scan structure. This pin is internally pulled to Vcc when it is not driven from an external source.

INSTRUCTION REGISTER

In accordance with the IEEE-1149.1 standard, the IDT72V73250 uses public instructions. The IDT72V73250 JTAG interface contains a four-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shift-IR state. Subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current, and to define the serial test data register path, which is used to shift data between TDI and TDO during data register scanning. See Table 12 below for Instruction decoding.

TEST DATA REGISTER

As specified in IEEE-1149.1, the IDT72V73250 JTAG Interface contains two test data registers:

•The Boundary-Scan register

The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the IDT72V73250 core logic.

The Bypass Register

The Bypass register is a single stage shift register that provides a one-bit path from TDI to TDO. The IDT72V73250 boundary scan register bits are shown in Table 14. Bit 0 is the first bit clocked out. All three-state enable bits are active HIGH.

ID CODE REGISTER

As specified in IEEE-1149.1, this instruction loads the IDR with the Revision Number, Device ID, JEDEC ID, and ID Register Indicator Bit. See Table 10.

TABLE 10—IDENTIFICATION REGISTER DEFINITIONS

INSTRUCTION FIELD	VALUE	DESCRIPTION
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x437	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

TABLE 11 — SCAN REGISTER SIZES

REGISTER NAME	BIT SIZE
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note(1)

NOTES:

 The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

TABLE 12—SYSTEM INTERFACE PARAMETERS

INSTRUCTION	CODE	DESCRIPTION
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGH-Z	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0011	Places the bypass register (BYR) between TDI and TDO. Forces contents of the boundary scan cells onto the device outputs.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All other codes	Several combinations are reserved. Do not use other codes than those identified above.

NOTES:


- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS and $\overline{\text{TRST}}$.

TABLE 13 — JTAG AC ELECTRICAL CHARACTERISTICS (1,2,3,4)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
tucyc	JTAG Clock Input Period	100		ns
tлсн	JTAG Clock High	40		ns
tucL	JTAG Clock Low	40		ns
tur	JTAG Clock Rise Time	_	3 ⁽¹⁾	ns
tur	JTAG Clock Fall Time	_	3 ⁽¹⁾	ns
turst	JTAG Reset	50		ns
tursr	JTAG Reset Recovery	50		ns
tuco	JTAG Data Output	_	25	ns
tudc	JTAG Data Output Hold	0		ns
tus	JTAG Setup	15	_	ns
tн	JTAG Hold	15		ns

NOTES:

- 1. Guaranteed by design.
- 2. 30pF loading on external output signals.
- 3. Refer to AC Electrical Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS and $\overline{\text{TRST}}$.
- 2. Device outputs = All device outputs except TDO.

Figure 3. JTAG Timing Specifications

TABLE 14 — BOUNDARY SCAN REGISTER BITS

	Boundary Scan Bit 0 to bit 119				
Device Pin	Input Scan Cell	Output Scan Cell	Three-State Control		
ODE	0				
RESET	1				
C32i	2				
F32i	3				
FE	4				
DS	5				
CS	6				
R/W	7				
A0	8				
A1	9				
A2	10				
A3	11				
A4	12				
A5	13				
A6	14				
A7	15				
A8	16				
A9	17				
A10	18				
A11	19				
A12	20				
A13	21				
A14	22	22			
DTA	24	23	24		
D15 D14	24 27	25 28	26 29		
D14	30	31	32		
D13	33	34	35		
D12	36	37	38		
D10	39	40	41		
D9	42	43	44		
D8	45	46	47		
D7	48	49	50		
D6	51	52	53		
D5	54	55	56		
D4	57	58	59		
D3	60	61	62		
D2	63	64	65		
D1	66	67	68		
D0	69	70	71		

	Bounda	ry Scan Bit 0 to b	it 119
Device Pin	Input Scan Cell	Output Scan Cell	Three-State Control
TX15/OEI7		72	73
TX14/OEI6		74	75 77
TX13/OEI5		76 70	77
TX12/OEI4		78	79
TX11/OEI3		80	81
TX10/OEI2		82	83
TX9/OEI11		84	85
TX8/OEI0	00	86	87
RX15	88		
RX14	89		
RX13	90 91		
RX12 RX11	91		
RX10	92		
RX9	93 94		
RX8	95 95		
TX7	73	96	97
TX6		98	99
TX5		100	101
TX4		102	103
TX3		104	105
TX2		106	107
TX1		108	109
TX0		110	111
RX7	112		
RX6	113		
RX5	114		
RX4	115		
RX3	116		
RX2	117		
RX1	118		
RX0	119		

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	-0.5	+4.0	V
Vi	Voltage on Digital Inputs	GND -0.3	Vcc +0.3	V
lo	Current at Digital Outputs	-50	50	mA
Ts	Storage Temperature	-55	+125	°C
PD	Package Power Dissapation	_	2	W

NOTE:

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Positive Supply	3.0	3.3	3.6	٧
VIH	Input HIGH Voltage	2.0	_	Vcc	V
VIL	Input LOW Voltage	-0.3	_	0.8	V
Тор	Operating Temperature Industrial	-40	25	+85	°C

NOTE:

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Units
ICC (2)	Supply Current @32.768 Mb/s	ı	ı	160	mA
IIL ^(3,4)	Input Leakage (input pins)	-	-	60	μΑ
loz ^(3,4)	High-impedance Leakage	-	-	60	μΑ
VoH ⁽⁵⁾	Output HIGH Voltage	2.4	-	-	V
VoL ⁽⁶⁾	Output LOW Voltage	-	-	0.4	V

NOTES:

- 1. Voltages are with respect to ground (GND) unless otherwise stated.
- 2. Outputs unloaded.
- 3. $0 \le V \le VCC$.
- 4. Maximum leakage on pins (output or I/O pins in high-impedance state) is over an applied voltage (V).
- 5. IOH = 10 mA.
- 6. IOL = 10 mA.

Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

^{1.} Voltages are with respect to Ground unless otherwise stated.

AC ELECTRICAL CHARACTERISTICS - TIMING PARAMETER MEASUREMENT VOLTAGE LEVELS

Symbol	Rating	Level	Unit
VTT	TTLThreshold	1.5	V
VHM	TTL Rise/Fall Threshold Voltage HIGH	2.0	V
VLM	TTL Rise/Fall Threshold Voltage LOW	0.8	V
	Input Pulse Levels		V
tr, tr	Input Rise/Fall Times	1	ns
	Input Timing Reference Levels		V
	Output Reference Levels		V
CL ⁽¹⁾	Output Load	50	pF
Cin ⁽²⁾	Input Capacitance	8	pF

NOTES:

- 1. JTAG CL is 30pF.
- 2. For 144 TQFP.




Figure 4. Output Load




Figure 5. Output Load





Figure 6. Lumped Capacitive Load, Typical Derating

AC ELECTRICAL CHARACTERISTICS - FRAME PULSE AND CLOCK

Symbol	Parameter	Min.	Тур.	Max.	Units
tFPW	Frame Pulse Width Bit rate = 32.768 Mb/s	13	_	31	ns
tfps	Frame Pulse Setup time before C32ifalling	5	_	_	ns
tfPH	Frame Pulse Hold Time from C32i falling	10	_	_	ns
tCP	C32i Period Bit rate = 32.768 Mb/s	29	30.5	35	ns
tcH	C32i Pulse Width HIGH Bit rate = 32.768 Mb/s	13	15	20	ns
tcL	C32i Pulse Width LOW Bit rate = 32.768 Mb/s	13	15	20	ns



1. To guarantee TX outputs remain in High-Impedance.

Figure 7. Reset and ODE Timing





Figure 8. Serial Output and External Control

Figure 9. Output Driver Enable (ODE)

AC ELECTRICAL CHARACTERISTICS - MICROPROCESSOR INTERFACE TIMING


Symbol	Parameter	Min.	Тур.	Max.	Units
tcss	CS Setup from DS falling	0	_	_	ns
trws	R/W Setup from DS falling	3	_	_	ns
tads	Address Setup from DS falling	2	_	_	ns
tсsн	CS Hold after DS rising	0	_	_	ns
trwh	R/W Hold after DS Rising	3	_	_	ns
tadh	Address Hold after DS Rising	2	_	_	ns
todr	Data Setup from DTA LOW on Read	1	_	_	ns
tohr	Data Hold on Read	10	15	25	ns
tosw	Data Setup on Write (Register Write)	10	_	_	ns
tswd	Valid Data Delay on Write (Connection Memory Write)	_	_	0	ns
tohw	Data Hold on Write	5	_	_	ns
takd	Acknowledgment Delay: Reading/Writing Registers Reading/Writing Memory @ 32.768 Mb/s			32 80	ns ns
takh	Acknowledgment Hold Time	_	_	20	ns
toss	Data Strobe Setup Time	6	_	_	ns
tospw	Data Strobe Pulse Width High	28	_	_	ns



NOTE:

1. For quick microprocessor access toss must be met. In this case tako = tako (max) - C32i (period)+ toss.

Figure 10. Motorola Non-Multiplexed Bus Timing



NOTES:


1. When Output Enable Polarity = 1, Output Enable Indication is High when TX is active and LOW when TX is in Three-State.

2. When Output Enable Polarity = 0, Output Enable Indication is Low when TX is active and High when TX is in Three-State.

Figure 11. Output Enable Timing (ST-BUS®)

AC ELECTRICAL CHARACTERISTICS—SERIAL STREAM (ST-BUS® and GCI)


Symbol	Parameter	Min.	Тур.	Max.	Units
tsis	RX Setup Time	2	_	_	ns
tsih	RX Hold Time	4	_	_	ns
tsod	Clock to Valid Data	4	_	12	ns
tchz	Clock to High-Z	_		9	ns
tclz	Clock to Low-Z	3	_	_	ns
tode	Output Driver Enable to Reset High	5	_	_	ns
todehz	Output Driver Enable (ODE) to High-Z	_	_	9	ns
todelz	Output Driver Enable (ODE) to Low-Z	5	_	_	ns
toei	Output Enable Indicator	8	_	12	ns
trz	Active to High-Z on Master Reset	_		12	ns
tzr	High-Z to Active on Master Reset	_		12	ns
trs	Reset pulse width	20	_	_	ns
todea	Output Driver Enable to Active	6	_	16	ns



NOTES:

1 @ 32.768Mb/s mode, last channel = ch 512.

Figure 12. Serial Interface Timing (ST-BUS® Style)




NOTES:

1. @ 32.768Mb/s mode, last channel = ch 512.

Figure 13. Serial Interface Timing (GCI Style)

ORDERING INFORMATION



DATASHEET DOCUMENT HISTORY

_,	
08/15/2001	pgs. 2, 3, 18, 19, 21, 22, 23 and 24.
09/24/2001	pgs. 2, 11, 21, 23 and 24.
12/19/2001	pgs. 1-14 and 17-24.
12/21/2001	pgs. 1, 4-6, 8, 13, 15-17 and 22.
03/25/2002	pgs. 15 and 16.
08/02/2002	pg. 8.
05/27/2003	pg. 16.
06/21/2004	pgs. 19 and 20.
12/04/2012	pg. 24

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/