48 **N** D1

47 D2

46 GND

45 V<sub>CC</sub>

44 🛮 D3

43 D4

42 D5

41 D6

40 D7

39 T CLK

38 CLK

37 V<sub>CC</sub>

36 | GND

35 🛮 V<sub>REF</sub>

33 D8

32 D9

31 D10 30 D11

29 D12

28 V<sub>CC</sub>

27 | GND

26 D13

25 D14

34 RESET

**DGG PACKAGE** 

(TOP VIEW)

Q1 [

GND 3

V<sub>DDQ</sub> 4

Q2 **[**] 2

Q3 **1** 5

Q4 **[**] 6

Q5 **1**7

Q6  $\Pi$  10

Q7 [] 11

V<sub>DDQ</sub> [] 12

GND [] 13

Q8 **1**14

Q9 **[**] 15

V<sub>DDQ</sub> **[]** 16

GND ∏17

Q10 18

Q11 19 Q12 20

V<sub>DDQ</sub> **□** 21

GND [] 22

Q13 23

Q14 **1**24

GND 8 V<sub>DDQ</sub> 9

SCES411B - AUGUST 2002 - REVISED APRIL 2003

- Member of the Texas Instruments Widebus™ Family
- Operates at 2.3 V to 2.7 V for PC1600, PC2100, and PC2700; 2.5 V to 2.7 V for PC3200
- Pinout and Functionality Compatible With JEDEC Standard SSTV16857
- 600 ps Faster (Simultaneous Switching)
  Than JEDEC Standard SSTV16857 in
  PC2700 DIMM Applications
- Output Edge-Control Circuitry Minimizes Switching Noise in Unterminated DIMM Load
- Outputs Meet SSTL\_2 Class I Specifications
- Supports SSTL\_2 Data Inputs
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the RESET Input
- RESET Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# description/ordering information

This 14-bit registered buffer is designed for 2.3-V to 2.7-V V<sub>CC</sub> operation.

All inputs are SSTL\_2, except the LVCMOS reset (RESET) input. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL\_2 Class I specifications.

The SN74SSTVF16857 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	TSSOP – DGG	Tape and reel	SN74SSTVF16857GR	SSTVF16857

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

Copyright © 2003, Texas Instruments Incorporated

SCES411B - AUGUST 2002 - REVISED APRIL 2003

### description/ordering information (continued)


The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V<sub>REF</sub>) inputs are allowed. In addition, when RESET is low, all registers are reset, and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

#### **FUNCTION TABLE**

	IN	IPUTS		OUTPUT
RESET	CLK	CLK	D	Q
Н	1	$\downarrow$	Н	Н
Н	$\uparrow$	$\downarrow$	L	L
Н	L or H	L or H	Χ	$Q_0$
L	X, or floating	X, or floating	X, or floating	L

## logic diagram (positive logic)



To 13 Other Channels

SCES411B - AUGUST 2002 - REVISED APRIL 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> or V <sub>DDQ</sub>	–0.5 V to 3.6 V
Input voltage range, V <sub>I</sub> (see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	$-0.5 \text{ V to V}_{DDQ} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DDO}$ )	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>DDQ</sub> )	±50 mA
Continuous current through each V <sub>CC</sub> , V <sub>DDQ</sub> , or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	70°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2. This value is limited to 3.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		$V_{DDQ}$		2.7	V
.,	0	PC1600, PC2100, PC2700	2.3		2.7	.,
$V_{DDQ}$	Output supply voltage	PC3200	2.5		2.7	V
V	Defended and (V	PC1600, PC2100, PC2700	1.15	1.25 1.35		.,
$V_{REF}$	Reference voltage (V <sub>REF</sub> = V <sub>DDQ</sub> /2)	PC3200	1.25	5 1.3 1.35		٧
VI	Input voltage		0		VCC	V
$V_{IH}$	AC high-level input voltage	Data inputs	V <sub>REF</sub> +310mV			V
$V_{IL}$	AC low-level input voltage	Data inputs			V <sub>REF</sub> -310mV	V
$V_{IH}$	DC high-level input voltage	Data inputs	V <sub>REF</sub> +150mV			V
VIL	DC low-level input voltage	Data inputs			V <sub>REF</sub> -150mV	V
VIH	High-level input voltage	RESET	1.7			V
$V_{IL}$	Low-level input voltage	RESET			0.7	V
VICR	Common-mode input voltage range	CLK, CLK	0.97		1.53	V
V <sub>I(PP)</sub>	Peak-to-peak input voltage	CLK, CLK	360			mV
lOH	High-level output current	•			-16	mA
loL	Low-level output current				16	mA
TA	Operating free-air temperature	0		70	°C	

NOTE 4: The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

# SN74SSTVF16857 **14-BIT REGISTERED BUFFER** WITH SSTL 2 INPUTS AND OUTPUTS SCES411B - AUGUST 2002 - REVISED APRIL 2003

### electrical characteristics for PC1600, PC2100, and PC2700 over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		V <sub>CC</sub> AND V <sub>DDQ</sub>	MIN	түр†	MAX	UNIT	
VIK		I <sub>I</sub> = -18 mA		2.3 V			-1.2	V	
V		$I_{OH} = -100 \mu\text{A}$	2.3 V to 2.7 V	V <sub>DDQ</sub> -	0.2		V		
VOH		$I_{OH} = -8 \text{ mA}$		2.3 V	1.95			V	
V		I <sub>OL</sub> = 100 μA		2.3 V to 2.7 V			0.2	V	
VOL		I <sub>OL</sub> = 8 mA	2.3 V			0.35	V		
II	All inputs	$V_I = V_{CC}$ or GND	2.7 V			±5	μΑ		
	Static standby	RESET = GND	J	0.71/			10	μΑ	
ICC	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	IO = 0	2.7 V		8	25	mA	
	Dynamic operating – clock only	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle				28		μΑ/ MHz	
ICCD	Dynamic operating – per each data input	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH</sub> (AC) or V <sub>IL</sub> (AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle		2.5 V		7		μΑ/ clock MHz/ D input	
	Data inputs	$V_I = V_{REF} \pm 310 \text{ mV}$			2.5	3	3.5		
Ci	CLK, CLK	$V_{ICR} = 1.25 \text{ V}, V_{I(PP)} = 360 \text{mV}$		2.5 V	2.5	3	3.5	pF	
	RESET	$V_I = V_{CC}$ or GND			2.3	3	3.5		

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 2.5 V,  $T_A$  = 25°C.

### electrical characteristics for PC3200 over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		V <sub>CC</sub> AND V <sub>DDQ</sub>	MIN	TYP	MAX	UNIT	
VIK		I <sub>I</sub> = -18 mA		2.5 V			-1.2	V	
, , , , , , , , , , , , , , , , , , ,		$I_{OH} = -100 \mu\text{A}$	2.5 V to 2.7 V	V <sub>DDQ</sub> -	0.2		V		
VOH		I <sub>OH</sub> = -8 mA	2.5 V	1.95			V		
		I <sub>OL</sub> = 100 μA		2.5 V to 2.7 V			0.2	V	
VOL	_	I <sub>OL</sub> = 8 mA	2.5 V			0.35	V		
IĮ	All inputs	$V_I = V_{CC}$ or GND		2.7 V			±5	μΑ	
	Static standby	RESET = GND		0.71/			10	μΑ	
lcc	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	IO = 0	2.7 V		8	25	mA	
	Dynamic operating – clock only	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub> , CLK and CLK switching 50% duty cycle				28		μΑ/ MHz	
ICCD	Dynamic operating – per each data input	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH</sub> (AC) or V <sub>IL</sub> (AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle		2.6 V		7		μΑ/ clock MHz/ D input	
	Data inputs	$V_I = V_{REF} \pm 310 \text{ mV}$			2.5	3	3.5		
Ci	CLK, CLK	$V_{ICR} = 1.25 \text{ V}, V_{I(PP)} = 360 \text{mV}$		2.6 V	2.5	3	3.5	pF	
RESET V <sub>I</sub> = V <sub>CC</sub> or GND				2.3			3.5		

 $<sup>\</sup>overline{\dagger}$  All typical values are at V<sub>CC</sub> = 2.6 V, T<sub>A</sub> = 25°C.



### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> =		V <sub>CC</sub> =	2.6 V V†	UNIT
				MIN	MAX	MIN	MAX	
fclock	Clock frequency			250		250	MHz	
t <sub>W</sub>	Pulse duration, CL	2		2		ns		
t <sub>act</sub>	Differential inputs a		22		22	ns		
tinact	Differential inputs i	nactive time (see Note 6)			22		22	ns
	Outro Car	Fast slew rate (see Notes 7 and 9)	B	0.75		0.75		
<sup>t</sup> su	t <sub>SU</sub> Setup time	Slow slew rate (see Notes 8 and 9)	Data before CLK↑, CLK↓	0.9		0.9		ns
4.	I laid time	Fast slew rate (see Notes 7 and 9)	Data after CLK↑, CLK↓	0.75		0.75		
Чh	t <sub>h</sub> Hold time	Slow slew rate (see Notes 8 and 9)	Data after CLK1, CLK↓	0.9		0.9		ns

 $<sup>^{\</sup>dagger}$  For this test condition,  $V_{\mbox{\scriptsize DDQ}}$  always is equal to  $V_{\mbox{\scriptsize CC}}.$ 

NOTES: 5. VREF must be held at a valid input level and data inputs must be held low for a minimum time of tact max, after RESET is taken high.

- 6. V<sub>REF</sub>, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of t<sub>inact</sub> max, after RESET is taken
- 7. For data signal input slew rate ≥1 V/ns.
- 8. For data signal input slew rate ≥0.5 V/ns and <1 V/ns.
- 9. CLK, CLK signals input slew rates are ≥1 V/ns.

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO	V <sub>CC</sub> = ± 0.2	2.5 V 2 V†	V <sub>CC</sub> = 2.6 V ± 0.1 V <sup>†</sup>		UNIT
	(INPOT)	(OUTPUT)	MIN	MAX	MIN	MAX	
f <sub>max</sub>			250		250		MHz
t <sub>pd</sub> ‡	CLK and CLK	Q	1.1	2.6	1.1	2.6	ns
t <sub>PHL</sub>	RESET	Q		5		5	ns

<sup>†</sup> For this test condition, VDDQ always is equal to VCC.



<sup>‡</sup> Single bit switching

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B.  $I_{CC}$  tested with clock and data inputs held at  $V_{CC}$  or GND, and  $I_{O}$  = 0 mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ , input slew rate = 1 V/ns  $\pm$ 20% (unless otherwise noted).
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $V_{REF} = V_{DDQ}/2$
- F.  $V_{IH} = V_{REF} + 310 \text{ mV}$  (ac voltage levels) for differential inputs.  $V_{IH} = V_{CC}$  for LVCMOS input.
- G.  $V_{IL} = V_{REF} 310$  mV (ac voltage levels) for differential inputs.  $V_{IL} = GND$  for LVCMOS input.
- H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms







com 18-Jul-2006

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74SSTVF16857GR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74SSTVF16857GRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74SSTVF16857VR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74SSTVF16857VRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 11-Aug-2009


### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74SSTVF16857GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74SSTVF16857VR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

www.ti.com 11-Aug-2009



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74SSTVF16857GR	TSSOP	DGG	48	2000	346.0	346.0	41.0
SN74SSTVF16857VR	TVSOP	DGV	48	2000	346.0	346.0	33.0

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated