

# DM54S194/DM74S194 4-Bit Bidirectional Universal Shift Registers

### **General Description**

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load Shift right (in the direction Q<sub>A</sub> toward Q<sub>D</sub>) Shift left (in the direction Q<sub>D</sub> toward Q<sub>A</sub>) Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flipflops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.


Clocking of the flip-flop is inhibited when both mode control inputs are low.

#### **Features**

- Parallel inputs and outputs
- Four operating modes:
  - Synchronous parallel load Right shift Left shift
    - Do nothing
- Positive edge-triggered clocking
- Direct overriding clear
- Typical clock frequency 105 MHz
- Typical power dissipation 425 mW

### **Connection Diagram**

#### **Dual-In-Line Package**



Order Number DM54S194J or DM74S194N See NS Package Number J16A or N16E TL/F/6475-1

# **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range

DM54S −55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter			DM74S194			Units		
		Min	Nom	Max	Min	Nom	Max	J	
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧	
V <sub>IH</sub>	High Level Input V	oltage	2			2			V
V <sub>IL</sub>	Low Level Input Vo			0.8			0.8	V	
Юн	High Level Output			-1			-1_	mA	
loL	Low Level Output			20			20	mA	
fCLK	Clock Frequency (Note 1)		0	105	70	0	105	70	MHz
folk	Clock Frequency (Note 2)		0	90	60	0	90	60	MH
tw	Pulse Width (Note 3)	Clock	7			7			ns
		Clear	12			12			
tsu	Setup Time	Mode	11			11			ns
	(Note 3)	Data	5			5			
tH	Hold Time (Note 3)		3			3			ns
tREL	Clear Release Time (Note 3)		9			9			ns
TA	Free Air Operating	-55		125	0		70	°C	

**Note 1:**  $C_L = 15 \text{ pF}, R_L = 280\Omega, T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5\text{V}.$ 

Note 2:  $C_L = 50$  pF,  $R_L = 280\Omega$ ,  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Note 3:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

### Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol Parameter		Conditions	Min	Typ (Note 4)	Max	Units	
V <sub>I</sub>	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.2	V
V <sub>OH</sub>	High Level Output	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max DM54		2.5	3.4		V
<b>.</b>	Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	DM74	2.7	3.4		
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
l <sub>l</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$		i		1	mA
Iн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				50	μА
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V <sub>CC</sub> = Max	DM54	-40		-100	mA
	Output Current	(Note 5) DM74		-40		- 100	
lcc	Supply Current	V <sub>CC</sub> = Max (Note 6)		85	135	mA	

Note 4: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the SERIAL inputs, I<sub>CC</sub> is tested with a momentary ground, then 4.5V applied to CLOCK.

# **Switching Characteristics** at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol		From (Input) To (Output)					
	Parameter		C <sub>L</sub> =	15 pF	C <sub>L</sub> =	Units	
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		70		60		MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Q		12		15	ns
<sup>t</sup> PHL	Propagation Delay Time High to Low Level Output	Clock to Q		16.5		20	ns
<sup>t</sup> PHL	Propagation Delay Time High to Low Level Output	Clear to Q		18.5		23	ns


# **Function Table**

	Inputs								Outputs				
Clear	Mode		Clock	Serial		Parailei							
	<b>S</b> 1	S0	L	Left	Right	A	В	С	D	QA	QB	QC	QD
L	×	×	Х	X	Х	Х	Х	Х	X	L	L	L	
Н	Х	Х	L	X	Х	l x	X	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
Н	Н	н	1	X	Х	a	b	С	d	a	b	C	d
н	L	н	1	x	н	x	Х	Х	X	Н	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
н	L	Н	<b>↑</b>	х	L	х	Х	Х	X	Ĺ	QAn	Q <sub>Bn</sub>	QCn
н	н	L	1 ↑	Н	Х	х	х	Х	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	H
Н	Н	L	1	L	Х	×	х	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	ï
н	L	L	Х	x	Х	×	х	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>

H = High Level (steady state). L = Low Level (steady state). X = Don't Care (any input, including transitions).

# **Logic Diagram**

#### S194



TL/F/6475-2

<sup>↑ =</sup> Transition from low to high level.

a, b, c, d = The level of steady state input at inputs A, B, C, or D, respectively.

Q<sub>AO</sub>, Q<sub>BO</sub>, Q<sub>CO</sub>, Q<sub>DO</sub> = The level of Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, or Q<sub>D</sub>, respectively, before the indicated steady state input conditions were established.

 $Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn}$  = The level of  $Q_A, Q_B, Q_C$  respectively, before the most recent  $\uparrow$  transition of the clock.



