

## CMOS 4-Stage Parallel In/Parallel Out Shift Register

with J-K Serial Inputs and True/Complement Outputs

### Features:

- 4-Stage clocked shift operation
- Synchronous parallel entry on all 4 stages
- JK inputs on first stage
- Asynchronous True/Complement control on all outputs
- Static flip-flop operation; Master-slave configuration
- Reset control
- Buffered outputs
- Low power dissipation — 5μW typ. (ceramic)
- High speed — to 5 MHz
- Quiescent current specified to 15 V
- Maximum input leakage current of 1μA at 15 V (full package-temperature range)
- 1-V noise margin (full package-temperature range)

The RCA-CD4035A is a four-stage clocked signal serial register with provision for SYNCHRONOUS PARALLEL inputs to each stage and SERIAL inputs to the first stage via JK logic. Register stages 2, 3, and 4 are coupled in a serial D flip-flop configuration when the register is in the serial mode (PARALLEL/SERIAL control low).

Parallel entry via the D line of each register stage is permitted only when the PARALLEL/SERIAL control is high.

In the parallel or serial mode information is transferred on positive clock transitions.


When the TRUE/COMPLEMENT control is high, the TRUE contents of the register are available at the output terminals. When the TRUE/COMPLEMENT control is low, the outputs are the complements of the data in the register. The TRUE/COMPLEMENT control functions asynchronously with respect to the CLOCK signal.

JK input logic is provided on the first stage SERIAL input to minimize logic requirements particularly in counting and sequence-generation applications. With JK inputs connected together, the first stage becomes a D flip-flop. An asynchronous common RESET is also provided.

These types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

### Applications

- Counters, Registers
- Arithmetic-unit registers
- Shift left — shift right registers
- Serial-to-parallel/parallel-to-serial conversions
- Sequence generation
- Control circuits
- Code conversion



### MAXIMUM RATINGS, Absolute-Maximum Values:

|                                                                                                                                   |                                      |
|-----------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|
| STORAGE-TEMPERATURE RANGE ( $T_{stg}$ )                                                                                           | −66 to +150°C                        |
| OPERATING-TEMPERATURE RANGE ( $T_A$ ):                                                                                            |                                      |
| PACKAGE TYPES D, F, K, H                                                                                                          | −55 to +125°C                        |
| PACKAGE TYPE E                                                                                                                    | −40 to +85°C                         |
| DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )                                                                                             |                                      |
| (Voltages referenced to $V_{SS}$ Terminal):                                                                                       | −0.5 to +15V                         |
| POWER DISSIPATION PER PACKAGE ( $P_D$ ):                                                                                          |                                      |
| FOR $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)                                                                           | 500 mW                               |
| FOR $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)                                                                           | Derate Linearly at 12mW/°C to 200 mW |
| FOR $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPES D, F, K)                                                                   | 500 mW                               |
| FOR $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPES D, F, K)                                                                  | Derate Linearly at 12mW/°C to 200 mW |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR                                                                                          |                                      |
| FOR $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (ALL PACKAGE TYPES)}$                                                             | 100mW                                |
| INPUT VOLTAGE RANGE, ALL INPUTS                                                                                                   | −0.5 to $V_{DD} + 0.5V$              |
| LEAD TEMPERATURE (DURING SOLDERING):                                                                                              |                                      |
| At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max.                                                             | +265°C                               |
| RECOMMENDED OPERATING CONDITIONS at $T_A = 25^\circ\text{C}$ , except as noted.                                                   |                                      |
| For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges: |                                      |

| CHARACTERISTIC                                                               | V <sub>DD</sub><br>(V) | LIMITS                 |         |              |         | UNITS |
|------------------------------------------------------------------------------|------------------------|------------------------|---------|--------------|---------|-------|
|                                                                              |                        | D, F, K, H<br>PACKAGES |         | E<br>PACKAGE |         |       |
|                                                                              |                        | MIN.                   | MAX.    | MIN.         | MAX.    |       |
| Supply Voltage Range (For T <sub>A</sub> = Full<br>Package-Temperature Range |                        | 3                      | 12      | 3            | 12      | V     |
| Data Setup Time, t <sub>S</sub> :                                            |                        |                        |         |              |         | ns    |
| J/K Lines                                                                    | 5<br>10                | 500<br>200             | —<br>—  | 750<br>250   | —<br>—  |       |
| Parallel-In Lines                                                            | 5<br>10                | 350<br>80              | —<br>—  | 500<br>100   | —<br>—  |       |
| Clock Pulse Width, t <sub>W</sub>                                            | 5<br>10                | 335<br>165             | —<br>—  | 500<br>250   | —<br>—  | ns    |
| Clock Rise and Fall Time, t <sub>rCL</sub> ,t <sub>fCL</sub>                 | 5<br>10                | —<br>—                 | 15<br>5 | —<br>—       | 15<br>5 | μs    |
| Reset Pulse Duration, t <sub>W</sub>                                         | 5<br>10                | 400<br>175             | —<br>—  | 500<br>200   | —<br>—  | ns    |

CD4035A Types




Fig. 1 — Logic block diagram.

STATIC ELECTRICAL CHARACTERISTICS

| CHARACTERISTICS                                                     | CONDITIONS            |                        |                        | LIMITS AT INDICATED TEMPERATURES (°C) |                      |       |       |           |                      |       |       | UNITS |
|---------------------------------------------------------------------|-----------------------|------------------------|------------------------|---------------------------------------|----------------------|-------|-------|-----------|----------------------|-------|-------|-------|
|                                                                     |                       |                        |                        | D, F, K, H PACKAGES                   |                      |       |       | E PACKAGE |                      |       |       |       |
|                                                                     | V <sub>O</sub><br>(V) | V <sub>IN</sub><br>(V) | V <sub>DD</sub><br>(V) | -55                                   | +25<br>TYP.    LIMIT |       | +125  | -40       | +25<br>TYP.    LIMIT |       | +85   |       |
| Quiescent Device Current, I <sub>L</sub> Max.                       | —                     | —                      | 5                      | 5                                     | 0.3                  | 5     | 300   | 50        | 0.5                  | 50    | 700   | μA    |
|                                                                     | —                     | —                      | 10                     | 10                                    | 0.5                  | 10    | 600   | 100       | 1                    | 100   | 1400  |       |
|                                                                     | —                     | —                      | 15                     | 50                                    | 1                    | 50    | 2000  | 500       | 5                    | 500   | 5000  |       |
| Output Voltage:<br>Low Level,<br>V <sub>OL</sub>                    | —                     | 5                      | 5                      | 0 Typ.; 0.05 Max                      |                      |       |       |           |                      |       |       | V     |
|                                                                     | —                     | 10                     | 10                     | 0 Typ.; 0.05 Max                      |                      |       |       |           |                      |       |       |       |
|                                                                     | —                     | 0                      | 5                      | 4.95 Min.; 5 Typ.                     |                      |       |       |           |                      |       |       |       |
|                                                                     | —                     | 0                      | 10                     | 9.95 Min.; 10 Typ.                    |                      |       |       |           |                      |       |       |       |
| Noise Immunity:<br>Inputs Low,<br>V <sub>NL</sub>                   | 4.2                   | —                      | 5                      | 1.5 Min.; 2.25 Typ.                   |                      |       |       |           |                      |       |       | V     |
|                                                                     | 9                     | —                      | 10                     | 3 Min.; 4.5 Typ.                      |                      |       |       |           |                      |       |       |       |
|                                                                     | 0.8                   | —                      | 5                      | 1.5 Min.; 2.25 Typ.                   |                      |       |       |           |                      |       |       |       |
|                                                                     | 1                     | —                      | 10                     | 3 Min.; 4.5 Typ.                      |                      |       |       |           |                      |       |       |       |
| Noise Margin:<br>Inputs Low,<br>V <sub>NML</sub>                    | 4.5                   | —                      | 5                      | 1 Min.                                |                      |       |       |           |                      |       |       | V     |
|                                                                     | 9                     | —                      | 10                     | 1 Min.                                |                      |       |       |           |                      |       |       |       |
|                                                                     | 0.5                   | —                      | 5                      | 1 Min.                                |                      |       |       |           |                      |       |       |       |
|                                                                     | 1                     | —                      | 10                     | 1 Min.                                |                      |       |       |           |                      |       |       |       |
| Output Drive Current:<br>N-Channel (Sink),<br>I <sub>D</sub> N Min. | 0.5                   | —                      | 5                      | 0.62                                  | 1                    | 0.5   | 0.35  | 0.43      | 1                    | 0.35  | 0.24  | mA    |
|                                                                     | 0.5                   | —                      | 10                     | 1.55                                  | 2.5                  | 1.25  | 0.87  | 1.05      | 2.5                  | 0.85  | 0.59  |       |
|                                                                     | 4.5                   | —                      | 5                      | -0.31                                 | -0.5                 | -0.25 | -0.17 | -0.2      | -0.5                 | -0.18 | -0.12 |       |
|                                                                     | 9.5                   | —                      | 10                     | -0.81                                 | -1.3                 | -0.65 | -0.45 | -0.56     | -0.31                | -0.45 | -0.31 |       |
| Input Leakage Current,<br>I <sub>IL</sub> , I <sub>IH</sub>         | Any Input             |                        | 15                     | ±10 <sup>-5</sup> Typ., ±1 Max.       |                      |       |       |           |                      |       |       | μA    |




Fig. 2 — Typical propagation delay time vs. load capacitance.




Fig. 3 — Typical transition time vs. load capacitance.




Fig. 4 — Typical clock input frequency vs. supply voltage.




Fig. 5 — Typical dynamic power dissipation characteristics.