

CD4035A Types




Fig. 1 — Logic block diagram.

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
				D, F, K, H PACKAGES		E PACKAGE					
	V_O (V)	V_{IN} (V)	V_{DD} (V)	-55	+25 TYP.	+25 LIMIT	+125	-40	+25 TYP.	+25 LIMIT	+85
Quiescent Device Current, I_L Max.	—	—	5	5	0.3	5	300	50	0.5	50	700
Output Voltage: Low Level, V_{OL}	—	5	5	—	0 Typ.; 0.05 Max						μA
High Level V_{OH}	—	10	10	—	0 Typ.; 0.05 Max						V
Noise Immunity: Inputs Low, V_{NL}	4.2	—	5	—	1.5 Min.; 2.25 Typ.						V
Inputs High V_{NH}	9	—	10	—	3 Min.; 4.5 Typ.						V
Noise Margin: Inputs Low, V_{NML}	0.8	—	5	—	1.5 Min.; 2.25 Typ.						V
Inputs High, V_{NMH}	1	—	10	—	3 Min.; 4.5 Typ.						V
Output Drive Current: N-Channel (Sink), I_DN Min.	4.5	—	5	—	1 Min.						mA
P-Channel (Source): I_DP Min.	9.5	—	10	0.62	1	0.5	0.35	0.43	1	0.35	0.24
Input Leakage Current, I_{IL}, I_{IH}	—	—	15	—	$\pm 10^{-5}$ Typ., ± 1 Max.						μA




Fig. 2 — Typical propagation delay time vs. load capacitance.




Fig. 3 — Typical transition time vs. load capacitance.




Fig. 4 — Typical clock input frequency vs. supply voltage.




Fig. 5 — Typical dynamic power dissipation characteristics.