D2728, APRIL 1983-REVISED MARCH 1988

•	Detects	and	Corrects	Single-Bit	Errors
---	---------	-----	----------	------------	--------

Detects and Flags Dual-Bit Errors

Fast Processing Times:

Write Cycle: Generates Check Word in

45 ns Typical

Read Cycle: Flags Errors in 27 ns

Typical

Power Dissipation 500 mW Typical


Choice of Output Configurations:

'LS636 . . . 3-State

'LS637 . . . Open Collector

SN54LS' . . . J PACKAGE SN74LS' . . . DW OR N PACKAGE (TOP VIEW) DEF∏1 J20∏∨_{CC} DBO 2 19 SEF 18****S1 DB1 **□**3 DB2 □4 17 S0 DB3∏5 16 CB0 DB4∏6 15 ☐ CB1 DB5∏7 14 CB2 DB6∏8 13 TCB3 DB7 9 12 NC GND∏10 11 TCB4

SN54LS' . . . FK PACKAGE (TOP VIEW)



NC-No internal connection.

description

The 'LS636 and 'LS637 devices are 8-bit parallel error detection and correction circuits (EDACs) in 20-pin, 300-mil packages. They use a modified Hamming code to generate a 5-bit check word from an 8-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 13-bit words from memory are processed by the EDACs to determine if errors have occurred in memory.

Single-bit errors in the 8-bit data word are flagged and corrected.


Single-bit errors in the 5-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 8-bit word is not in error. The correction cycle will simply pass along the original 8-bit word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These dual errors may occur in any two bits of the 13-bit word from memory (two errors in the 8-bit data word, two errors in the 5-bit check word, or one error in each word).

The gross-error condition of all highs from memory will be detected. Otherwise, errors in three or more bits of the 13-bit word are beyond the capabilities of these devices to detect.

CONTROL FUNCTION TABLE

MEMORY	ORY CONTROL		FD & O. FUNDTION			ERROR FLAGS		
CYCLE	S 1	SO	EDAC FUNCTION	DATA I/O	CHECK WORD I/O	SEF	DEF	
WRITE	L	L	Generate Check Word	Input Data	Output Check Word	L	L	
READ	L	H	Read Data & Check Word	Input Data	Input Check Word			
READ	Н	Н	Latch & Flag Errors	Latch Data	Latch Check Word	Enabled		
READ	н	L	Correct Data Word & Generate Syndrome Bits	Output Corrected Data	Output Syndrome Bits	Ena	bled	



ERROR FUNCTION TABLE

TOTAL NU	IMBER OF ERRORS	ERROF	FLAGS	DATA
8-BIT DATA	5-BIT CHECKWORD	SEF	DEF	CORRECTION
0	0	L	L	Not Applicable
1	0	н	L	Correction
o	1	н	L	Correction
1	1	н	н	Interrupt
2	0	н	Н	Interrupt
0	2	Н	н	Interrupt

In order to be able to determine whether the data from the memory is acceptable to use as presented to the bus, the EDAC must be strobed to enable the error flags and the flags will have to be tested for the zero condition.

The first case in the error function table represents the normal, no-error condition. The CPU sees lows on both flags. The next two cases of single-bit errors require data correction. Although the EDAC can discern the single check bit error and ignore it, the error flags are identical to the single error in the 8-bit data word. The CPU will ask for data correction in both cases. An interrupt condition to the CPU results in each of the last three cases, where dual errors occur.

error detection and correction details

During a memory write cycle, five check bits (CBO-CB4) are generated by eight-input parity generators using the data bits as defined below. During a memory read cycle, the 5-bit check word is retrieved along with the 8-bit data word.



CHECKWORD			'	8-BIT DA	TA WORE	,		
BIT	0	1	2	3	4	5	6	7
СВО	X	X		X	Х			
CB1	x		X	х		х	х	
CB2	į	х	x		х	х		х
CB3	X	х	х				х	х
CB4				х	×	х	X	х

The five check bits are parity bits derived from the matrix of data bits as indicated by "X" for each bit,

Error detection is accomplished as the 5-bit check word and the 8-bit data word from memory are applied to internal parity generators/checkers. If the parity of all five groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be low.

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set high. Any single error in the 8-bit data word will change the sense of exactly three bits of the 5-bit check word. Any single error in the 5-bit check word changes the sense of only that one bit. In either case, the single error flag will be set high while the dual error flag will remain low.

Any two-bit error will change the sense of an even number of check bits. The two-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set high when any two-bit error is detected.

Three or more simultaneous bit errors can fool the EDAC into believing that no error, a correctable error, or an uncorrectable error has occurred and produce erroneous results in all three cases.

Error correction is accomplished by identifying the bad bit and inverting it. Identification of the erroneous bit is achieved by comparing the 8-bit data word and 5-bit check word from memory with the new check word with one (check word error) or three (data word error) inverted bits.


As the corrected word is made available on the data word I/O port, the check word I/O port presents a 5-bit syndrome error code. This syndrome code can be used to identify the bad memory chip.

ERROR SYNDROME TABLE

ERROR LOCATION	1	SYNDI	ROME ERROF	CODE	
ENNON LOCATION	CB0	CB1	CB2	CB3	CB4
D80	L	L	Н	L	Н
DB1	L L	н	L	L	н
DB2	Н	L	L	L	н
DB3	L	L	н	н	L
DB4	L	н	L	н	L
DB5	н	L	L	н	L
DB6	н	L	н	L	L
DB7	н	н	L	L	L
CB0	L	н	н	н	н
CB1	н	L	н	н	Н
CB2	Н	Н	L	н	н
СВЗ	н	н	н	L	н
CB4	н	H	н	н	L
NO ERROR	н	н	н	н	н



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Nute maximum values of the control o	7 V
Supply voltage, VCC (see Note 1)	7 V
OD I DD	
Off-state output voltage	125°C
Off-state output voltage55°C to Operating free-air temperature range: SN54LS636, SN54LS6370°C to SN74LS636, SN74LS6370°C to	
SN74LS636, SN74LS637—65°C to	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			1 -	SN54LS636 SN74LS63 SN54LS637 SN74LS63				UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	L
	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
vcc_	Supply voltage	CB or DB, 'LS636 only			-1			-1	mA
ЮН	High-level output current	DEF or SEF			-0.4			-0.4	
V	High-level output voltage	CB or DB, 'LS637 only			5.5			5.5	<u></u>
Vон	Trigine var output to the	CB or DB			12			24	mA.
IOL	Low-level output current	DEF or SEF			4_			8	├
		CB or DB before S111	15			15			ns
t _{su}	Setup time	CB or DB before S111	45			45			
	Hold time	CB or DB after S11	15			15			ns
th TA	Operating free-air temperature		55		125	0		70	°c

[†] This time guarantees the input data and checkword will be latched.

[†] The upward-pointing arrow indicates a transition from low to high.



[‡]This time guarantees the input data and checkword will be latched plus that no glitch will occur on SEF or DEF flags.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SI	154 LSE	36	,	636		
	PARAMETERS		TEST CON	DITIONST	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	input clamp voltage		V _{CC} = MIN,	I _I = -18 mA	1		-1.5			-1.5	V
Voн	High-level output voltage	CB or DB	V _{CC} = MIN,	IOH = MAX	2,4	3,3	-	2.4	3.2		
νон	riigii-ievei output voitage	DEF or SEF	V _{IH} = 2 V, V _{IL} = V _{IL} min	ŧ _{OH} = -400 μA	2.5	3,4		2.7	3.4		٧
		CB or DB	V _{CC} = MIN,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage	CBOIDB	V _{IH} = 2 V,	IOL = 24 mA	1				0.35	0.5	v
*OL	Low-level output voltage	DEE or SEE	VIL = VIL max	IOL = 4 mA		0.25	0.4		0.25	0.4	· ·
		DE. 01 3E.	AIF - AIF max	IOL = 8 mA				l	0.35	0.5	
lоzн	Off-state output current, high-level voltage applied	CB or DB	V _{CC} = MAX, S0 and S1 at 2 V	V _O ≈ 2.7 V,			20			20	μΑ
lozL	Off-state output current, low-level voltage applied	CB or DB	V _{CC} = MAX, S0 and S1 at 2 V	V _O = 0.4 V,			-0.2			-0.2	mA
	Input current at maximum	CB or DB	V _{CC} = MAX,	V ₁ = 5.5 V	1		0.1			0.1	
''	input voltage	\$0 or \$1	V _{IH} = 4.5 V	V _I = 7 V			0.1			0.1	mA
ΊΗ	High-level input current		V _{CC} = MAX,	V _I = 2.7 V			20			20	μА
11L	Low-level input current		V _{CC} = MAX,	V _I = 0.4 V	†		-0.2			-0.2	mA
los§	Short-circuit output	CB or DB	V 111 V		-30		-130	-30		-130	
1028	current	DEF or SEF	V _{CC} = MAX		-20		-100	-20		-100	mA
¹cc	Supply current		V _{CC} = MAX, S0 a All CB and DB pi DEF and SEF ope	ns grounded,		100	160		100	160	mA

	PARAMETER		TEST CO	NDITIONS†	Si	V54LS6	37	S	Ī		
			1231 001	NOTTIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	דומט
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			8.0	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
v _{он}	High-level output voltage	DEF or SEF	V _{CC} = MIN, V _{IH} = 2 V,	I _{OH} = -400 μA, V _{IL} = V _{IL} max	2.5	3.4		2.7	3.4		v
ЮН	High-level output current	CB or DB	V _{CC} = MIN, V _{IH} = 2 V,	V _{OH} = 5.5 V, V _{IL} = V _{IL} max			0.1			0.1	mA
		CB or DB	V _{CC} = MIN,	IOL = 12 mA		0.25	0.4		0.25 0.35	0.4	
VOL	Low-level output voltage	DEF or SEF	V _{IH} = 2 V, V _{IL} = V _{IL} max	IOL = 4 mA		0.25	0.4		0.25	0.4	\ \
I ₁	Input current at maximum input voltage	CB or DB S0 or S1	V _{CC} = MAX, V _{IH} = 4.5 V	V ₁ = 5.5 V V ₁ = 7 V			0.1	_	0.00	0.1	mA
Ιн	High-level input current	1	V _{CC} = MAX	V ₁ = 2,7 V	 		20			20	μА
IIL	Low-level input current		V _{CC} = MAX,	V ₁ = 0.4 V	 		-0.2			-0.2	mA
los§	Short-circuit output current	DEF or SEF	V _{CC} = MAX		-20		-100	-20		-100	mA
¹ CC	Supply current		V _{CC} = MAX, S0 a All CB and DB gro SEF and DEF ope	ounded,		90	144	-	90	144	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.



 $^{^\}ddagger$ All typical values are at V_{CC} = 5 V, $T_A \approx 25^\circ C$.

'LS636 switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, $C_L = 45 \,\text{pF}$

	FROM	то			UNIT		
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	-
tpLH Propagation delay time, low-to-high-level output †			S0 at 0 V, S1 at 0 V,		31	45	ns
tphi Propagation delay time, high-to-low-level output	DB	СВ	$R_L = 667 \Omega$, See Figure 1		45		ns
		DEF	S0 at 3 V, $R_L = 2 k\Omega$,		27	40	ns
tp_H Propagation delay time, low-to-high-level output‡	S1†	SEF	See Figure 1		20	30	
tPZH Output enable time to high level §	\$0↓	CB, DB	S1 at 3 V, R _L = 667 Ω, See Figure 2		24	40	ns
tpzi_ Output enable time to low level §	201	CB, DB	S1 at 3 V, $R_L = 667 \Omega$, See Figure 1		30	45	ns
tpHZ Output disable time from high level ¶	SOT	CB, DB	S1 at 3 V, $R_L = 667 \Omega$, See Figure 2		43	65	ns
tp_Z Output disable time from low level ¶	S0†	CB, DB	S1 at 3 V, R _L = 667 Ω, See Figure 1		31	45	ns

'LS637 switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, $C_L = 45 \,^{\circ}\text{F}$, see Figure 1

	FROM	TO			UNIT		
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	O.C.
tally size toy so high level output	,,,,,,		SO at O V, S1 at OV,		38	55	ns
tpLH Propagation delay time, low-to-high level output	DB	СВ	RL = 667 Ω		45	65	ns
tpHL Propagation delay time, high-to-low-level output?	 _	DEF			27	40	ns
tp_H Propagation delay time, low-to-high-level output‡	S11	SEF	S0 at 3 V, R _L = 2 kΩ		20	30	ns
		CB. DB	S1 at 3 V, R _L = 667 kΩ		28	45	ns
tpHL Propagation delay time, high-to-low-level output's	S0∔				33	50	ns
TPLH Propagation delay time, low-to-high-level output	S0↑	CB, DB	S1 at 3 V, $R_L = 667 \text{ k}\Omega$	Щ.			1

†These parameters describe the time intervals taken to generate the check word during the memory write cycle.

[‡]These parameters describe the time intervals taken to flag errors during the memory read cycle.

PARAMETER MEASUREMENT INFORMATION




FIGURE 1-OUTPUT LOAD CIRCUIT

FIGURE 2-OUTPUT LOAD CIRCUIT




TTL Devices

⁵These parameters describe the time intervals taken to correct and output the data word and to generate and output the syndrome error code during the memory read cycle.

These parameters describe the time intervals taken to disable the CB and DB buses in preparation for a new data word during the memory read cycle.

typical operating sequences

READ, FLAG, AND CORRECT MODE SWITCHING WAVEFORMS



 $^{^{\}dagger}$ NOTE: There are two conditions specified for t_{su} of Data or Checkword before S1 † . See recommended operating conditions for detail.