

General Description

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation.

- Parallel (broadside) load
- Shift right (the direction Q_A toward Q_D)
- Shift left (the direction Q_D toward Q_A)

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.


Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2

when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (Q_D to input C, etc.) and serial data is entered at input D. The clock input may be applied simultaneously to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the truth table will also ensure that register contents are protected.


Features

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
95	36 MHz	250 mW
L95	14 MHz	24 mW
LS95B	36 MHz	65 mW

Connection Diagrams




5495(J), (W); 7495(J), (N), (W);
54LS95B/74LS95B(J), (N), (W)



54L95/74L95(J), (N), (W)

Logic Diagram



Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	CONDITIONS	DM54/74		DM54L/74L		DM54LS/74LS		UNITS
		MIN	TYP(1)	MAX	MIN	TYP(1)	MAX	
V_{IH}	High Level Input Voltage	2			2			V
V_{IL}	Low Level Input Voltage							V
V_I	Input Clamp Voltage							V
	$V_{CC} = \text{Min}$							
	$I_I = -12 \text{ mA}$							
	$I_I = -18 \text{ mA}$							
I_{OH}	High Level Output Current							μA
V_{OH}	High Level Output Voltage							V
	$V_{CC} = \text{Min}, V_{IH} = 2\text{V}$							
	$V_{IL} = \text{Max}, I_{OH} = \text{Max}$							
I_{OL}	Low Level Output Current							mA
V_{OL}	Low Level Output Voltage							V
	$V_{CC} = \text{Min}$							
	$V_{IH} = 2\text{V}$							
	$V_{IL} = \text{Max}$							
I_I	Input Current at Maximum Input Voltage							mA
	Mode Control							
	Others							
	Clock Inputs							
	Others							
I_{IH}	High Level Input Current							μA
	Mode Control							
	Others							
	Clock Inputs							
	Others							
I_{IL}	Low Level Input Current							mA
	Mode Control							
	Others							
	Mode Control							
	Clocks							
	Others							
I_{OS}	Short Circuit Output Current							mA
I_{CC}	Supply Current							mA

Notes

- (1) All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- (2) Not more than one output should be shorted at a time, and for DM54LS/74LS duration of short circuit should not exceed one second.
- (3) I_{CC} is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5V; and a momentary 3V, then ground, applied to both clock inputs.

Switching Characteristics $V_{CC} = 5V, T_A = 25^{\circ}C$

PARAMETER		DM54/74				DM54L/74L				DM54LS/74LS				UNITS
		95				L95				LS95B				
		CONDITIONS	MIN	TYP	MAX	CONDITIONS	MIN	TYP	MAX	CONDITIONS	MIN	TYP	MAX	
f_{max}	Maximum Clock Frequency	$C_L = 15\text{ pF}$ $R_L = 400\Omega$	25	36		$C_L = 50\text{ pF}$ $R_L = 4\text{ k}\Omega$	6	14		$C_L = 15\text{ pF}$ $R_L = 2\text{ k}\Omega$	25	36	MHz	
t_{PLH}	Propagation Delay Time, Low-to-High Level Output From Clock		25	35			42	90	18		27	ns		
t_{PHL}	Propagation Delay Time, High-to-Low Level Output From Clock		25	35			48	90	21		32	ns		
$t_{W(CLOCK)}$	Width of Clock Pulse		15				90		25			ns		
t_{SETUP}	Setup Time, High-Level Data		20	10			50			20		ns		
t_{SETUP}	Setup Time, Low-Level Data		20	10			50			20		ns		
t_{HOLD}	Hold Time, High-Level or Low-Level Data		0	-10			0			10		ns		
$t_{ENABLE1}$	Time to Enable Clock 1		20				120			20		ns		
$t_{ENABLE2}$	Time to Enable Clock 2		15				100			20		ns		
$t_{INHIBIT1}$	Time to Inhibit Clock 1		10				0			20		ns		
$t_{INHIBIT2}$	Time to Inhibit Clock 2		10				0			20		ns		

Truth Table

MODE CONTROL	INPUTS							OUTPUTS											
	CLOCKS		SERIAL	PARALLEL				Q _A	Q _B	Q _C	Q _D								
	2 (L)	1 (R)		A	B	C	D												
H	H	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}								
H	H	↑	X	X	X	X	a	a	b	c	d								
H	H	↓	↑	↑	↑	↑	Q _B [†]	Q _C [†]	Q _D [†]	Q _{Bn}	Q _{Cn}								
L	L	L	H	H	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}								
L	L	X	↑	↑	↑	↑	X	H	Q _{An}	Q _{Bn}	Q _{Cn}								
L	L	X	↓	↓	↓	↓	X	L	Q _{An}	Q _{Bn}	Q _{Cn}								
L	L	X	X	↑	L	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}								
↑	↑	L	L	L	L	L	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}								
↓	↓	L	L	L	L	L	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}								
↑	↑	H	L	L	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}								
↓	↓	H	L	L	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}								
↑	↑	H	H	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}								
↓	↓	H	H	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}								