SN74GTLP817 GTLP-TO-LVTTL 1-TO-6 FANOUT DRIVER

DGV, DW, OR PW PACKAGE

SCES285E - OCTOBER 1999 - REVISED AUGUST 2001

- **OEC™** Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels
- GTLP-to-LVTTL 1-to-6 Fanout Driver
- LVTTL-to-GTLP 1-to-2 Fanout Driver
- **LVTTL Interfaces Are 5-V Tolerant**
- Medium-Drive GTLP Outputs (50 mA)
- **Reduced-Drive LVTTL Outputs** (-12 mA/12 mA)
- Variable Edge-Rate Control (ERC) Input **Selects GTLP Rise and Fall Times for Optimal Data-Transfer Rate and Signal** Integrity in Distributed Loads
- I_{off} and Power-Up 3-State Support Hot Insertion
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Latch-Up Performance Exceeds 100 mA Per **JESD 78, Class II**
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

(TOP VIEW) ΑI 24 T GNDT AO1 2 N OEAB 23 GNDT 3 22 **∏** BO1 AO2 🛮 4 21 GNDG 20 🛮 V_{REF} V_{CC} **↓** 5 AO3 **[**] 6 19 | GNDG GNDT 7 18 [] ERC AO4 **1**8 17 **∏** BO2 V_{CC} **□** 9 16 GNDG AO5 10 15 🛮 BI 14 OEBA GNDT 11 AO6 12 13 GNDT

description

The SN74GTLP817 is a medium-drive fanout driver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP reduced output swing (<1 V), reduced input threshold levels, improved differential input, and OEC™ circuitry. The improved GTLP OEC circuitry minimizes bus settling time and has been designed and tested using several backplane models. The medium drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19 Ω . BO1 and BO2 can be tied together to drive an equivalent load impedance down to 11 Ω .

GTLP is the Texas Instruments (TI™) derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLP817 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2 \text{ V}$ and $V_{RFF} = 0.8 \text{ V}$) or GTLP $(V_{TT} = 1.5 \text{ V and } V_{RFF} = 1 \text{ V}) \text{ signal levels.}$

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{RFF} is the B-port differential input reference voltage.

GNDT is the TTL output ground, while GNDG is the GTLP output ground, and both may be separated from each other for a quieter device.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC and TI are trademarks of Texas Instruments.



description (continued)

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

This device features adjustable edge-rate control (ERC). Changing the ERC input voltage between GND and V_{CC} adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load. ERC automatically is selected to the same speed as alternate source 1-to-6 fanout drivers that use pin 18 for 3.3-V or 5-V V_{CC} .

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW		SN74GTLP817DW	GTLP817
–40°C to 85°C	30IC - DVV	Tape and reel	SN74GTLP817DWR	GILPOIT
	TSSOP – PW	Tape and reel	SN74GTLP817PWR	GT817
	TVSOP – DGV	Tape and reel	SN74GTLP817DGVR	GT817

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

functional description

The SN74GTLP817 is a fanout driver providing LVTTL-to-GTLP translation and GTLP-to-LVTTL translation in the same package.

The LVTTL-to-GTLP direction is a 1-to-2 fanout driver with a single output enable (OEAB).

The GTLP-to-LVTTL direction is a 1-to-6 fanout driver with a single output enable (OEBA).

Data polarity is inverting for both directions.



Function Tables

OUTPUT CONTROL (A to B)

	INF	PUTS	OUTPUT	MODE
I	ΑI	OEAB	BOn	MODE
	Х	Н	Z	Isolation
I	Н	L	L	Inverted transparent
	L	L	Н	Inverted transparent


OUTPUT CONTROL (B to A)

IN	PUTS	OUTPUT	MODE
ВІ	OEBA	AOn	MODE
Х	Н	Z	Isolation
Н	L	L	Inverted transparent
L	L	Н	Inverted transparent

B-PORT EDGE-RATE CONTROL (ERC)

INPU	JT ERC	OUTPUT
LOGIC LEVEL	NOMINAL VOLTAGE	B-PORT EDGE RATE
Н	VCC	Slow
L	GND	Fast

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	0.3 V
BI port and V _{REF}	–0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1): AO port	–0.5 V to 7 V
BO port	–0.5 V to 4.6 V
Current into any output in the low state, I _O : AO port	24 mA
BO port	
Current into any A output in the high state, I _O (see Note 2)	24 mA
Continuous current through each V _{CC} or GND	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 3): DGV package	
DW package	
PW package	
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3.15	3.3	3.45	V
\/	Tormination valtage	GTL	1.14	1.2	1.26	V
VTT	Termination voltage	GTLP	1.35	1.5	1.65]
V	Reference voltage	GTL	0.74	0.8	0.87	V
VREF	Reference voltage	GTLP	0.87	1	1.1	V
١/.	lanut voltage	ВІ			VTT	V
VI	Input voltage	AI, OE		Vcc	5.5]
		ВІ	V _{REF} +0.05			
VIH	High-level input voltage	ERC	V _{CC} -0.6	Vcc	5.5	V
		AI, OE	2			
	Low-level input voltage	ВІ			V _{REF} -0.05	
V_{IL}		ERC		GND	0.6	V
		AI, ŌE			0.8	1
lıĸ	Input clamp current				-18	mA
loн	High-level output current	AO port			-12	mA
1	Low lovel output output	AO port			12	A
lOL	Low-level output current	BO port			50	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		20			μs/V
TA	Operating free-air temperature		-40		85	°C

NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

- 5. Normal connection sequence is GND first and V_{CC} = 3.3 V, I/O, control inputs, V_{TT}, V_{REF} (any order) last.
- 6. VTT and RTT can be adjusted to accommodate backplane impedances if the dc recommended IOL ratings are not exceeded.
- 7. V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT} .

electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITION	S	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 3.15 V,	I _I = -18 mA			-1.2	V	
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = -100 μA	V _{CC} -0.2				
\ \/ a	AO port		I _{OH} = -100 μA	V _{CC} -0.2			V	
VOH	AO port	V _{CC} = 3.15 V	I _{OH} = -6 mA	2.4			V	
			I _{OH} = -12 mA	2.2				
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2		
	AO port		I _{OL} = 100 μA			0.2		
	AO port	V _{CC} = 3.15 V	$I_{OL} = 6 \text{ mA}$			0.4		
VOL			I _{OL} = 12 mA			0.5	V	
			I _{OL} = 100 μA			0.2		
	BO port	V _{CC} = 3.15 V	I _{OL} = 40 mA			0.5		
			$I_{OL} = 50 \text{ mA}$			0.55		
IĮ	BI, AI, OE, ERC	V _{CC} = 3.45 V	V _I = 0 or 5.5 V			±5	μΑ	
	AO port	V 245 V	VO = VCC			10	4	
IOZH	BO port	V _{CC} = 3.45 V	V _O = 1.5 V			5	μΑ	
	AO port	V _{CC} = 3.45 V	V _O = GND			-10	μΑ	
lOZL	BO port	VCC = 3.43 V	V _O = 5.5 V			- 5	μΑ	
		V _{CC} = 3.45 V, I _O = 0,	Outputs high			10		
ICC	AO or BO port	V_I (AI or control input) = V_{CC} or GND,	Outputs low			10	mA	
		V _I (BI input) = V _{TT} or GND	Outputs disabled			10		
∆lcc [‡]	AI, ŌE	V_{CC} = 3.45 V, One A-port or control input at V_{CC} – 0.6 V, Other A-port or control inputs at V_{CC} or GND				1	mA	
	AI, OE, ERC	VI = VCC or 0			4	4.4		
Ci	BI	V _I = V _{TT} or 0			3.5	3.9	pF	
	AO port	$V_O = V_{CC}$ or 0			4	4.5		
Co	BO port	$V_O = V_{TT}$ or 0			5	5.4	pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 5.5 V			10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±30	μΑ

hot-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V			10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to } 1.5 \text{ V},$	OE = 0		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 1.5 \text{ V},$	OE = 0		±30	μΑ




[‡] This is the increase in supply current for each input that is at the specified LVTTL voltage level rather than V_{CC} or GND.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	MIN	түр‡	MAX	UNIT	
^t PLH	Al	B 0	Slow	3		6		
t _{PHL}	Al	ВО	Slow	1.8		4.7	ns	
t _{PLH}	Al	P.O.	Fast	2		5	ns	
t _{PHL}	Al	во	гаъі	1.5		4.2	115	
t _{en}	 OEAB	P.O.	Slow	3		6.1	ns	
^t dis	UEAB	ВО	Slow	2		4.7	115	
t _{en}	OEAB	50	Fast	2.1		6	ns	
^t dis	UEAB	ВО	rasi	1.5		4.7	115	
4	Diag time Davids		Slow	2.5		ns		
t _r	Rise time, B outp	uts (20% to 80%)	Fast					
+,	E-II day Daylar	-1- (000(1- 000()	Slow		1.7		ns	
t _f	Fall time, B outpu	its (80% to 20%)	Fast		1		115	
^t PLH	6	۸٥		2.3		6	ns	
t _{PHL}	BI	AO	_	1.9		4.7	110	
t _{en}	 OEBA	AO	40		1.1		6.3	
^t dis	OLDA	AO	_	1.2		5	ns	

[†] Slow (ERC = V_{CC}) and Fast (ERC = GND) ‡ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, $Z_O = 50 \ \Omega$, $t_f \approx 2 \ ns$, $t_f \approx 2 \ ns$.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. Medium-Drive Test Backplane

Figure 3. Medium-Drive RLC Network

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	түр‡	UNIT
^t PLH	Al	DO.	Slow	4.4	ns
^t PHL	Al	во	Slow	4.4	115
^t PLH	Al	P O	Fast	3.2	ns
^t PHL	Al	ВО	Fasi	3.2	115
t _{en}	OEAB	DO.	Slow	4	ns
^t dis	OEAB	ВО	Slow	4.4	115
t _{en}	OEAB	DO.	Fast	2.9	ns
^t dis	OEAB	ВО	Fasi	3.1	115
	Directions December	(000/ 1- 000/)	Slow	1.8	ns
t _r	Rise time, B outp	Fast	1	115	
+,	Fall time. Davids	- u.u		2	ne
t _f	Fall time, B outputs (80% to 20%)		Fast	1.6	ns

[†] Slow (ERC = V_{CC}) and Fast (ERC = GND)



[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated