# Advanced

Devices

### **PALCE20V8 Family**

#### **EE CMOS 24-Pin Universal Programmable Array Logic**

#### DISTINCTIVE CHARACTERISTICS

- Pin, function and fuse-map compatible with all GAI 20V8/As
- Electrically erasable CMOS technology provides reconfigurable logic and full testability
- **■** High-speed CMOS technology
  - -10 ns propagation delay for "-10" version
  - -15 ns propagation delay for "-15" version
- Direct plug-in replacement for a wide range of 24-pin PAL devices
- Outputs individually programmable as registered or combinatorial

- Programmable output polarity
- Programmable enable/disable control
- Preloadable output registers for testability Automatic register reset on power-up
- Cost-effective 24-pin plastic SKINNYDIP and 28-pin PLCC packages
- Extensive third-party software and programmer support through FusionPLD partners
- Fully tested for 100% programming and functional yields and high reliability

#### **GENERAL DESCRIPTION**


The PALCE20V8 is an advanced PAL device built with low-power, high-speed, electrically-erasable CMOS technology. Its macrocells provide a universal device architecture. The PALCE20V8 is fully compatible with the GAL20V8 and can directly replace PAL20R8 series devices and most 24-pin combinatorial PAL devices.

Device logic is automatically configured according to the user's design specification. A design is implemented using any of a number of popular design software packages, allowing automatic creation of a programming file based on Boolean or state equations. Design software also verifies the design and can provide test vectors for the finished device. Programming can be accomplished on standard PAL device programmers.

The PALCE20V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement

complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The equations are programmed into the device through floatinggate cells in the AND logic array that can be erased electrically.

The fixed OR array allows up to eight data product terms per output for logic functions. The sum of these products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial with an active-high or active-low output. The output configuration is determined by two global bits and one local bit controlling four multiplexers in each macrocell.




Publication# 16491 Rev. A Amendment/0 Issue Date: January 1992

# CONNECTION DIAGRAMS (Top View)

#### SKINNYDIP

#### CLK/Io 24 🛮 VCC 23 📗 🗓 ьΓ 12 [ 3 22 NO7 ыП 21 1 108 20 VO5 5 ls [ 6 19 1 1/04 16 7 18 1 1/03 h 1002 17 le [ 16 D VO1 le [ 15 NO0 10 14 112 110 GND [ 13 T OE/11 12 12197-002B

#### PLCC/LCC



Note: Pin 1 is marked for orientation.

#### **PIN DESIGNATIONS**

 CLK
 =
 Clock

 GND
 =
 Ground

 I
 =
 Input

 I/O
 =
 Input/Output

 NC
 =
 No Connect


 OE
 =
 Output Enable

 Vcc
 =
 Supply Voltage



# ORDERING INFORMATION Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
PALCE20V8H-10		/4				
PALCE20V8H-15						
PALCE20V8H-25	PC, JC	Blank,				
PALCE20V8Q-15		/4				
PALCE20V8Q-25	1					

#### Valid Combinations


The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Note: Marked with AMD logo.

#### ORDERING INFORMATION

#### **APL Products**

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
PALCE20V8H-15	E4					
PALCE20V8H-20	Blank,	/BLA, /B3A				
PALCE20V8H-25	E4					

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations and to obtain additional data on AMD's standard military grade products.

Note: Marked with AMD logo.

#### **Group A Tests**

Group A tests consist of subgroups 1, 2, 3, 7, 8, 9, 10 and 11.

#### Military Burn-in

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

#### **FUNCTIONAL DESCRIPTION**


The PALCE20V8 is a universal PAL device. It has eight independently configurable macrocells (MCo..MCr). Each macrocell can be configured as a registered output, combinatorial output, combinatorial I/O, or dedicated input. The programming matrix implements a programmable AND logic array, which drives a fixed OR logic array. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Pins 1 and 13 serve either as array inputs or as clock (CLK) and output enable (OE) for all flip-flops.

Unused input pins should be tied directly to Vcc or GND. Product terms with all bits unprogrammed (disconnected) assume the logical HIGH state and product terms with both true and complement of any input signal connected assume a logical LOW state.

The programmable functions on the PALCE20V8 are automatically configured from the user's design specification, which can be in a number of formats. The design

specification is processed by development software to verify the design and create a programming file. This file, once downloaded to a programmer, configures the device according to the user's desired function.

The user is given two design options with the PALCE20V8. First, it can be programmed as an emulated PAL device. This includes the PAL20R8 series and most 24-pin combinatorial PAL devices. The PAL device programmer manufacturer will supply device codes for the standard PAL architectures to be used with the PALCE20V8. The programmer will program the PALCE20V8 to the corresponding PAL device architecture. This allows the user to use existing standard PAL device JEDEC files without making any changes to them. Alternatively, the device can be programmed directly as a PALCE20V8. Here the user must use the PALCE20V8 device code. This option provides full utilization of the macrocells, allowing non-standard architectures to be built.



\* In Macrocells MCo and MC7, SG1 is replaced by \$\overline{SG0}\$ on the feedback multiplexer.

Figure 1. PALCE20V8 Macrocell

#### **Configuration Options**

Each macrocell can be configured as one of the following: registered output, combinatorial output, combinatorial I/O or dedicated input. In the registered output configuration, the output buffer is enabled by the  $\overline{OE}$  pin. In the combinatorial configuration, the buffer is either controlled by a product term or always enabled. In the dedicated input configuration, the buffer is always disabled. A macrocell configured as a dedicated input derives the input signal from an adjacent I/O.

The macrocell configurations are controlled by the configuration control word. It contains 2 global bits (SG0 and SG1) and 16 local bits (SL00 through SL07 and SL10 through SL17). SG0 determines whether registers will be allowed. SG1 determines whether the PALCE20V8 will emulate a PAL20R8 family or a combinatorial device. Within each macrocell, SL0x, in conjunction with SG1, selects the configuration of the macrocell and SL1x sets the output as either active low or active high.

The configuration bits work by acting as control inputs for the multiplexers in the macrocell. There are four multiplexers: a product term input, an enable select, an output select, and a feedback select multiplexer. SG1 and SL0x are the control signals for all four multiplexers. In MC0 and MC7,  $\overline{SG0}$  replaces SG1 on the feedback multiplexer.

These configurations are summarized in table 1 and illustrated in figure 2.

If the PALCE20V8 is configured as a combinatorial device, the CLK and  $\overline{OE}$  pins may be available as inputs to the array. If the device is configured with registers, the CLK and  $\overline{OE}$  pins cannot be used as data inputs.

#### **Registered Output Configuration**

The control bit settings are SG0 = 0, SG1 = 1 and  $SL0_x = 0$ . There is only one registered configuration. All eight product terms are available as inputs to the OR gate. Data polarity is determined by  $SL1_x$ .  $SL1_x$  is an input to the exclusive-OR gate which is the D input to the flipflop.  $SL1_x$  is programmed as 1 for inverted output or 0 for non-inverted output. The flip-flop is loaded on the LOW-to-HIGH transition of CLK. The feedback path is from  $\overline{Q}$  on the register. The output buffer is enabled by  $\overline{OF}$ 

#### **Combinatorial Configurations**

The PALCE20V8 has three combinatorial output configurations: dedicated output in a non-registered device, I/O in a non-registered device and I/O in a registered device.

### Dedicated Output in a Non-Registered Device

The control settings are SG0 = 1, SG1 = 0, and SL0 $_x$  = 0. All eight product terms are available to the OR gate. Although the macrocell is a dedicated output, the feedback is used, with the exception of pins 18(21) and 19(23). Pins 18(21) and 19(23) do not use feedback in this mode.

# Dedicated Input in a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 0 and  $SL0_x = 1$ . The output buffer is disabled. The feedback signal is an adjacent I/O pin.

### Combinatorial I/O in a Non-Registered Device

The control settings are SG0 = 1, SG1 = 1, and SL0 $_x$  = 1. Only seven product terms are available to the OR gate. The eighth product term is used to enable the output buffer. The signal at the I/O pin is fed back to the AND array via the feedback multiplexer. This allows the pin to be used as an input.

#### Combinatorial I/O in a Registered Device

The control bit settings are SG0=0, SG1=1 and  $SL0_x=1$ . Only seven product terms are available to the OR gate. The eighth product term is used as the output enable. The feedback signal is the corresponding I/O signal.


Table 1. Macrocell Configurations

SG0	SG1	SL0 <sub>x</sub>	Ceil Configuration	Devices Emulated
			Device has registe	ers
0	1	0	Registered	PAL20R8, 20R6, 20R4
0	1	1	Output Combinatorial I/O	PAL20R6, 20R4
		-	Device has no regis	ters
1	0	0	Combinatorial	PAL20L2,
			Output	18L4,16L6,14L8
1	0	1	Dedicated Input	PAL20L2,18L4,
				16L6
1	1	1	Combinatorial I/O	PAL20L8

#### **Programmable Output Polarity**


The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is made through a programmable bit  $SL1_x$  which controls an exclusive-OR gate at the output of the AND/OR logic. The output is active high if  $SL1_x$  is a 0 and active low if  $SL1_x$  is a 1.



#### Notes:

- Feedback is not available on pins 18 (21) and 19 (23) in the combinatorial output mode.
- 2. This macrocell configuration is not available on pins 18 (21) and 19 (23).



**Dedicated Input** 

12197-012C

Figure 2. Macrocell Configurations

#### **Power-Up Reset**

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALCE20V8 depend on whether they are selected as registered or combinatorial. If registered is selected, the output will be HIGH. If combinatorial is selected, the output will be a function of the logic.

#### **Register Preload**

The register on the PALCE20V8 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

#### Security Bit

A security bit is provided on the PALCE20V8 as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback and verification of the programmed pattern by a device programmer, securing proprietary designs from competitors. The bit can only be erased in conjunction with the array during an erase cycle.

#### **Electronic Signature Word**

An electronic signature word is provided in the PALCE20V8. It consists of 64 bits of programmable

memory that can contain any user-defined data. The signature data is always available to the user independent of the security bit.

#### Programming and Erasing

The PALCE20V8 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.


#### **Quality and Testability**

The PALCE20V8 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming and post-programming functional yields in the industry.

#### Technology


The high-speed PALCE20V8H is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clean switching.

# LOGIC DIAGRAM SKINNYDIP (PLCC and LCC) Pinouts



15027B-002A

# LOGIC DIAGRAM (Continued) SKINNYDIP (PLCC and LCC) Pinouts



15027B-002A concluded



**ABSOLUTE MAXIMUM RATINGS** 

Storage Temperature -65°C to +150°C

Ambient Temperature

with Power Applied -55°C to +125°C

Supply Voltage with

Respect to Ground -0.5 V to +7.0 V

DC Input Voltage -0.5 V to Vcc + 0.5 V

DC Output or I/O

Pin Voltage -0.5 V to Vcc + 0.5 V

Static Discharge Voltage

2001 V

Latchup Current

 $(T_A = 0^{\circ}C \text{ to } 75^{\circ}C)$  100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

Commercial (C) Devices

Temperature (T<sub>A</sub>) Operating

in Free Air

0°C to 75°C

Supply Voltage (Vcc) with

Respect to Ground

4.75 V to 5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH OF VIL VCC = MIn.	2.4		٧
Vol	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL VCC = Min.		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
l <sub>iH</sub>	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max. (Note 2)		10	μА
lı.	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max. (Note 2)		-10	μА
ЮZH	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max. Vin = Vih or Vil. (Note 2)		10	μА
lozu	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = Vih or Vil (Note 2)		-10	μA
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max. (Note 3)	-30	-150	mA
lcc	Supply Current (Dynamic)	V <sub>IN</sub> = 0 V, Outputs Open (Iout = 0 mA) V <sub>CC</sub> = Max., f = 25 MHz		115	mA

- 1. These are absolute values with respect to device ground all overshoots due to system and/or tester noise are included.
- 2. VO pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
   VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

#### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур.	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, Ta = 25°C,	5	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

#### Note:

#### **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Descri	ption		Min.	Max.	Unit
tpp	Input or Feedback	to Combinatorial Out	put		10	ns
ts	Setup Time from Ir	put or Feedback to (	Clock	7.5		
tн	Hold Time			0		ns
tco	Clock to Output				7.5	ns
twL	Clearly Midth	LOW	LOW			ns
twн	Clock Width	HIGH	HIGH			ns
	Maximum	External Feedba	ck 1/(ts+tco)	66.7		MHz
fmax	Frequency (Note 3)	Internal Feedbac	ck (font)	71.4		MHz
		No Feedback	1/(tw++twL)	83.3		MHz
tezx	OE to Output Enat	ole			10	ns
texz	OE to Output Disable			10	ns	
tea	Input to Output En	Input to Output Enable Using Product Term Control			10	ns
ter	Input to Output Dis	sable Using Product	Term Control		10	ns

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C

Ambient Temperature

with Power Applied

-55°C to +125°C

Supply Voltage with

Respect to Ground

-0.5 V to +7.0 V -0.5 V to Vcc + 0.5 V

DC Input Voltage

DC Output or

I/O Pin Voltage

-0.5 V to Vcc + 0.5 V

Static Discharge Voltage

2001 V

Latchup Current

 $(T_A = 0^{\circ}C \text{ to } +75^{\circ}C)$ 

100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

Commercial (C) Devices

Temperature (TA) Operating

in Free Air

0°C to +75°C

Supply Voltage (Vcc)

with Respect to Ground

+4.75 V to +5.25 V

Operating ranges define those limits between which the func-

tionality of the device is quaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH OF VIL VCC = Min.	2.4		٧
Vol	Output LOW Voltage	IOL = 24 mA VIN = VIH OF VIL VCC = Min.		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
liH	Input HIGH Leakage Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max. (Note 2)		10	μА
li.	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max. (Note 2)		-10	μА
Юžн	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max. Vin = Vin or Vil. (Note 2)		10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = Vih or ViL (Note 2)		-10	μA
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max. (Note 3	) -30	-150	_mA
lcc	Supply Current	00.00 0 poin (100)	H Q	90 55	mA

- 1. These are absolute values with respect to device ground all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and lozi (or IIH and lozi).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
   Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

#### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Condition	ons	Тур.	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	5	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

#### Note:

#### **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter				-1	5	-2	:5	
Symbol	Parameter Descr	ription		Min.	Max.	Min.	Max.	Unit
tPD	Input or Feedback	to Combinatorial Ou	tput		15		25	ns
ts	Setup Time from	Input or Feedback to	Clock	12		15		ns
tн	Hold Time			0		0		ns
tco	Clock to Output				10		12	ns
tw.	LOW		8		12		ns	
twn	Clock Width	HIGH		8		12		ns
	Maximum	External Feedba	ck 1/(ts+tco)	45.5		37		MHz
fmax	Frequency	Internal Feedbac	k (fcnt)	50		40	1	MHz
	(Note 3)	No Feedback	1/(tw++twL)	62.5		41.6		MHz
tezx	OE to Output Ena	ble			15		20	ns
texz	OE to Output Disable				15		20	ns
tea	Input to Output Enable Using Product Term Control				15		25	ns
ten	Input to Output D	isable Using Product	Term Control		15		25	ns

- 2. See Switching Test Circuit for test conditions.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



#### ABSOLUTE MAXIMUM RATINGS

-65°C to +150°C Storage Temperature

Ambient Temperature

with Power Applied -55°C to +125°C

Supply Voltage with

-0.5 V to +7.0 V Respect to Ground

DC Input Voltage

-0.5 V to Vcc + 1.0 V DC Output or I/O

Pin Voltage

-0.5 V to Vcc + 1.0 V 2001 V Static Discharge Voltage

Latchup Current

 $(T_C = -55^{\circ}C \text{ to } +125^{\circ}C)$ 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested

#### **OPERATING RANGES**

Military (M) Devices (Note 1)

Operating Case

-55°C to +125°C Temperature (Tc)

Supply Voltage (Vcc)

with Respect to Ground

4.5 V to 5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### Note:

1. Military products are tested at Tc = +25°C, +125°C and -55°C, per MIL-STD-883.

#### DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	IOH = -2.0 mA VIN = VIH OF VIL VCC = Min.	2.4		٧
Vol	Output LOW Voltage	IOL = 12 mA VIN = VIH OF VIL VCC = Min.		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	٧
Ін	Input HIGH Leakage Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max. (Note 4)		10	μА
l <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max. (Note 4)		-10	μА
ЮZH	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max. Vin = Vin or Vil (Note 4)		10	μА
lozi	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = Vin or Vil. (Note 4)		-10	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = 5.0 V, Ta = 25°C (Note 5)	-30	-150	mA
lcc	Supply Current (Dynamic)	Outputs Open (lout = 0 mA) Vcc = Max., f = 25 MHz		130	mA

- 2. For API, products, Group A, Subgroups 1, 2 and 3 are tested per Mit.-STD-833, Method 5005, unless otherwise noted.
- 3. Vil. and ViH are input conditions of output tests and are not themselves directly tested. Vil. and ViH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. VO pin leakage is the worst case of lin and lozi (or lin and lozi).
- 5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Isc may be affected.

#### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур.	Unit
Cin	Input Capacitance	Vin = 2.0 V	Vcc = 5.0 V, TA = 25°C,	8	pF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

#### Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

#### SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

Parameter				-1:	5	
Symbol	Parameter Desc	ription		Min.	Max.	Unit
t <sub>PD</sub>	Input or Feedbac	k to Combinatorial Out	put		15	ns
ts	Setup Time from	Input or Feedback to 0	Clock	12		
tн	Hold Time			0		ns
tco	Clock to Output					ns
twL	LOW		10		ns	
twн	Clock Width	HIGH		10		ns
	Maximum	External Feedba	ck 1/(ts+tco)	41.6		MHz
<b>TMAX</b>	Frequency	Internal Feedbac	k (fcnt)	45.5		MHz
	(Note 3)	No Feedback	1/(tw++twL)	50.0		MHz
tpzx	OE to Output Ena	able			15	ns
texz	OE to Output Dis	able			15	ns
<b>TEA</b>	Input to Output E	nable Using Product T	erm Control (Note 4)		15	ns
ter	Input to Output D	isable Using Product T	erm Control (Note 4)		15	ns

- 2. See Switching Test Circuit for test conditions. For APL Products, Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.



#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C

Ambient Temperature

with Power Applied -55°C to +125°C

Supply Voltage with

Respect to Ground -0.5 V to +7.0 V

DC input Voltage

-0.5 V to Vcc + 0.5 V

DC Output or I/O

Pin Voltage -0.5 V to Vcc + 0.5 V

Static Discharge Voltage

Latchup Current (Tc = -55°C to +125°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

#### **OPERATING RANGES**

Military (M) Devices (Note 1)

Operating Case

Temperature (Tc) -55°C to +125°C

Supply Voltage (Vcc)

with Respect to Ground

+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### Note:

 Military products are tested at Tc = +25°C, +125°C and -55°C, per MIL-STD-883.

# DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

2001 V

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	IOH = -2.0 mA VIN = VIH OF VIL VCC = Min.	2.4		٧
Vol	Output LOW Voltage	IoL = 12 mA VIN = VIH or VIL Vcc = Min.		0.5	<b>v</b>
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	٧
hн	Input HIGH Leakage Current	V <sub>IN</sub> ≈ 5.5 V, V <sub>CC</sub> = Max. (Note 4)		_ 10	μА
lu.	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max. (Note 4)		-10	μА
lozн	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max. Vin = Vih or Vil (Note 4)		10	μА
lozu	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = Vih or Vil (Note 4)		-10	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = 5.0 V, TA = 25°C (Note 5)	-30	-150	mA
lcc	Supply Current (Dynamic)	Outputs Open (lout = 0 mA) Vcc = Max., f = 25 MHz		130	mA

- 2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-833, Method 5005, unless otherwise noted.
- VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with
  respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values
  without suitable equipment.
- 4. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
   VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Isc may be affected.

#### **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Condition	Test Conditions		Unit
Сю	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	8	рF
Соит	Output Capacitance	Vour = 2.0 V	f = 1 MHz	8	рF

#### Note:


 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

#### **SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)**


Parameter	ameter			-20		-25		
Symbol	Parameter Description			Min.	Max.	Min.	Max.	Unit
t <sub>PD</sub>	Input or Feedback to Combinatorial Output				20		25	ns
ts	Setup Time from Input or Feedback to Clock			15		20		ns
tн	Hold Time (Note 5)			0 .		0		ns
tco	Clock to Output				15		20	ns
tw.	LOW		12		15		ns	
twн	Clock Width	HIGH		12		15		ns
	Maximum Frequency (Note 3)	External Feedback	1/(ts+tco)	33.3		25		MHz
<b>TMAX</b>		Internal Feedback	Internal Feedback (fcnt)			26.3		MHz
		No Feedback	1/(tw++twL)	41.7		33.3		MHz
tezx	OE to Output Ena	OE to Output Enable (Note 3)			18		20	ns
texz	OE to Output Disable (Note 3)				18		20	ns
tea .	Input to Output Enable Using Product Term Control (Note 3)				20		25	ns
ten	Input to Output Disable Using Product Term Control (Note 3)				20		25	ns

- See Switching Test Circuit for test conditions. For APL Products, Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.


#### **SWITCHING WAVEFORMS**



**Registered Output** 




Input to Output Disable/Enable



**OE** to Output Disable/Enable


- 1. VT = 1.5 V
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-5 ns typical.

#### **KEY TO SWITCHING WAVEFORMS**



KS000010-PAL

#### **SWITCHING TEST CIRCUIT**



**Switching Test Circuit** 

12197-007A

	S <sub>1</sub>	CL	Commercial		Military		Measured	
Specification			R <sub>1</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>2</sub>	Output Value	
tpp, tco	Closed	50 pF	200 Ω	390 Ω	390 Ω	750 Ω	1.5 V	
tpzx, tea	Z → H: Open Z → L: Closed	50 pF	200 Ω	390 Ω	390 Ω	750 Ω	1.5 V	
texz, ter	H → Z: Open L → Z: Closed	5 pF	200 Ω	390 Ω	390 Ω	750 Ω	H → Z: V <sub>OH</sub> − 0.5 V L → Z: V <sub>OL</sub> + 0.5 V	



#### **ENDURANCE CHARACTERISTICS**


The PALCE20V8 is manufactured using AMD's advanced electrically erasable process. This technology uses an EE cell to replace the fuse link used in bipolar

parts. As a result, the device can be erased and reprogrammed – a feature which allows 100% testing at the factory.


#### **Endurance Characteristics**

Symbol	Parameter	Min.	Units	Test Conditions
ton	Min. Pattern Data Retention Time	10	Years	Max. Storage Temperature
		20	Years	Max. Operating Temperature (Military)
N	Min. Reprogramming Cycles	100	Cycles	Normal Programming Conditions

#### INPUT/OUTPUT EQUIVALENT SCHEMATICS



#### Typical Input



**Typical Output** 

12197-013A


#### **POWER-UP RESET**

The PALCE20V8 has been designed with the capability to reset during system power-up. Following power-up, all flip-flops will be reset to LOW. The output state will be HIGH independent of the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset

and the wide range of ways Vcc can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- 1. The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Min.	Max.	Unit	
<b>t</b> PR	Power-Up Reset Time		1000	ns	
ts	Input or Feedback Setup Time	Son S	See Switching Characteristics		
tw∟	Clock Width LOW	3663	witching Char	acteriotics	



12197-009A

**Power-Up Reset Waveforms**