Am25LS22

8-Bit Serial/Parallel Register with Sign Extend

DISTINCTIVE CHARACTERISTICS

- Three-state outputs with multiplexed input
- Multiplexed serial data input

- · Sign extend function
- Second sourced by T.I. as Am54LS/74LS322


GENERAL DESCRIPTION

The Am25LS22 is an eight-bit serial/parallel register built using advanced Low-Power Schottky processing. The device features an eight-bit parallel multiplexed input/output port to provide improved bit density in a 20-pin package. Data may also be loaded into the device in a serial manner from either input DA or DB. A serial output, Q0 is also provided.

The Am25LS22 is specifically designed for operation with the Am25LS14 serial/parallel two's complement multiplier and provides the sign extended function required for this device.

When the Register Enable (RE) input is HIGH, the register will retain its current contents. Synchronous parallel loading is accomplished by applying a LOW to $\overline{\mbox{RE}}$ and applying a LOW to the Serial/Parallel (S/P) input. This places the three-state outputs in the high-impedance state independent of OE and allows data that is applied on the input/ output lines (DYi) to be clocked into the register. When the S/P input is HIGH, the device will shift right. The Sign Extend (SE) input is used to repeat the sign in the Q7 flipflop. This occurs whenever SE is LOW when the SHIFT mode is selected. When $\overline{\text{SE}}$ is high, the serial two-input multiplexer is enabled. Thus, either DA or DB can be selected to load data serially. The register changes state on the LOW-to-HIGH transition of the clock. A clear input (CLR) is used to asynchronously reset all flip-flops when a LOW is applied.

BLOCK DIAGRAM




RELATED PRODUCTS

Part No.	Description
Am25LS23	8-Bit Shift/Storage Register


03622B

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation


METALLIZATION AND PAD LAYOUT



DIE SIZE 0.096" x 0.112"

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



with Sign Extend

Valid Combinations							
Am25LS22	PC DC, DM FM XC, XM						

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION

Pin No.	Name	1/0	Description
***	DYi	1/0	The multiplexed parallel input/output port to the device. Data may be parallel loaded into the register or data can be read in parallel from the register on these pins. These outputs can be forced to the high-impedance state, i = 0 through 7.
12	Q ₀	0	The continuous output from the Q ₀ flip-flop of the register. This output is used for serial shifting.
1	RE	. 1	Register Enable. When RE is LOW, the register functions are enabled. When RE is HIGH, the register functions (parallel load, shift right and sign extend) are inhibited.
2	S/P	1	Serial/Parallel. When S/P is LOW, the register can be synchronously parallel loaded. This input forces the register output buffers to the high-impedance state independent of the OE input. When S/P is HIGH, the register contents are shifted right on the clock LOW-to-HIGH transition.
18	SE	1	Sign Extend. When the SE input is LOW, the contents of the Q ₇ flip-flop will be repeated in the Q ₇ flip-flop as the register is shifted right. When SE is HIGH, the two-input multiplexer (D _A and D _B) is enabled to enter data during the serial shift right. The Q ₇ flip-flop (DY ₇) is normally considered the MSB of the register for arithmetic definitions.
3, 17	D _A , D _B	ı	The serial inputs to the device.
19	s	ī	Multiplexer Select. When S is LOW, the DA serial input is selected. When S is HIGH, the DB serial input is selected.
9	CLR	1	Clear. The asynchronous clear to the register. When the clear is LOW, the outputs of the flip-flops are set LOW independent of all other inputs. When the clear is HIGH, the register will perform the selected function.
11	СР	1	Clock. The clock pulse for the register. Register operations occur on the LOW-to-HiGH transition of the clock pulse.
8	ŌĒ		Output Control. When the OE input is HIGH, the eight DY; outputs are in the high-impedance state. When OE is LOW, data in the eight flip-flops will be present at the register parallel outputs unless S/P is LOW.

FUNCTION TABLE

		Inputs							Outputs							
Mode	Clear	Register Enable	Serial/ Parallel	Sign Extend	Mux Select	ŌĒ*	Clock	DY7	DY ₆	DY ₅	DY4	DY3	DY2	DY ₁	DYo	Q ₀
Clear	L L L	H L X	X H L X	X X X	X X X	LLH	X X X	L Z Z	L L Z Z	L L Z Z	L L Z Z	L Z Z	L Z Z	L Z Z	L Z Z	L
Parallel Load	н	L	L	Х	Х	Х	Ť	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	D ₀
Shift Right	Н	L	H	H	L H	L	1 1	D _A D _B	Y _{7n} Y _{7n}	Y _{6n} Y _{6n}	Y _{5n} Y _{5n}	Y _{4n} Y _{4n}	Y _{3n} Y _{3n}	Y _{2n} Y _{2n}	Y _{1n} Y _{1n}	Y _{1n} Y _{1n}
Sign Extend	Н	L	Н	L	Х	L	1	Y _{7n}	Y _{7n}	Y _{6n}	Y _{5n}	Y _{4n}	Yan	Y _{2n}	Y _{1n}	Y _{1n}
Hold	Н	Н	Х	Х	Х	L	Ť	NC	NC	NC	NC	NC	NC	NC	NC	NC

X = Don't Care H = HIGH


NC = No Change Z = High-Impedance Output State

*When the OE input is HIGH, all input/output terminals are at the high-impedance state; sequential operation or clearing of the register is not affected. D_7 , $D_6...D_0$ = the level of the steady-state input at the respective DY_n terminal is loaded into the flip-flop while the flip-flop outputs (except Q_0) are isolated from the DY_n terminal.

 D_A , D_B = the level of the steady-state inputs to the serial multiplexer input.

L = LOW
1 = Clock LOW-to-HIGH Transition

 Y_{7n} , Y_{6n} ... Y_{0n} = the level of the respective Q_n flip-flop prior to the last Clock LOW-to-HIGH transition.



System Operation		Am25LS22 Upper Byte					LS22 Byte		Function		
-,	SE	S/P	RE	ŌĒ	SE	S/P	RE	ŌĒ	Description		
Load lower byte and extend lower	Н	н	L	х	х	L	L	х	Load from Bus		
byte sign to upper byte	L	н	L	н	х	х	Н	Н	7 clock cycles to extend sign		
		L	L	х	х	x	х	х	Load from Bus		
Load upper byte and extend upper byte sign while shifting value to lower byte position	Н	Н	L	н	н	Н	L	Н	8 clock cycles to extend upper byte sign and shift upper byte into lower byte position		
Read 16-bit word to Bus	Х	Х	Х	ī	Х	Х	х	L	Unload		

Two Am25LS22 8-bit registers can be used to perform the sign extend associated with two's complement 8-bit bytes for arithmetic operations in a 16-bit machine. If the upper byte value is to be used, it is shifted to the lower bit positions and its sign is extended. If the lower byte value is to be used, it is held in place while the sign is extended downward from the MSB position of the upper byte.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
(Ambient) Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
HIGH Output State0.5V to +V _{CC} max
DC Input Voltage (OE, S/P, RE,
CP, CLR)0.5V to +7.0V
DC Input Voltage (Others)0.5V to +5.5V
DC Output Current, Into Outputs
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°0
Supply Voltage	+4.75V to +5.25
Military (M) Devices	
Temperature	55°C to +125°0
Supply Voltage	+4.5V to +5.5
Operating ranges define those lin	
ality of the device is guaranteed	<i>1</i> .

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	tion Test Conditions (Note 2)					Min	Typ (Note 1)	Max	Units
· · · · · · · · · · · · · · · · · · ·			- I.			MIL	2.5			
		Vac = MIN	QO, 4	Qo, lon = -		COM'L	2.7			
Voh	Output HIGH Voltage	V _{CC} = MIN V _{IN} = V _{IH} or '	VIL DYi, I	он = -	1.0mA	MIL	2.4			Volts
			DY _i , I	он = -	2.6mA	COM'L	2.4			
		VCC = MIN			IOL = 4	.0mA			0.4	
VOL	Output LOW Voltage	V _{IN} = V _{IH} or	VIL		IOL = 8	.0mA			0.45	Volts
V _{IH}	Input HiGH Level		Guaranteed input logical HIGH voltage for all inputs							Volts
		Guaranteed input logical LOW voltage for all inputs			MIL				0.7	
V_{IL}	Input LOW Level				COM'L				0.8	Volts
V _I	Input Clamp Voltage	V _{CC} = MIN, II	N = -18mA						-1.5	Volt
		SE							-1.08	
l _{IL}	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.4V S			S				- 0.72	m/
	,				Others				-0.36	
	Input HIGH Current	SE							60	
IIH		V _{CC} = MAX, V _{IN} = 2.7V (Except DY _i)			S				40	μА
HI					Others				20	
			$V_{IN} = 7.0V$	ŌĒ,	E,S/P,RE,CP,CLR				0.1	
		V _{CC} = MAX,		SE S Others					0.3	
lį	Input HIGH Current	(Except DY _i)	V _{IN} = 5.5V						0.2	mA.
						hers			0.1	
	Off state (High-Impedance)				V _O = 2	.4			40	
loz	Output Current (DY;)	VCC = MAX		V _O = 0).4V			100	mA	
ISC	Output Short Circuit Current (Note 3)	V _{CC} = MAX	V _{CC} = MAX						-85	mA
loc	Power Supply Current	V _{CC} = MAX				40	65	mA		

Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

2. For conditions shown as MIN, or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

SWITCHING CHARACTERISTICS ($T_A = +25$ °C, $V_{CC} = 5.0$ V)

Parameters	Description		Test Conditions	Min	Тур	Max	Units		
t _{PLH}	 				16.5	24	ns		
PHL	Clock to DYi				18	26	113		
t _{PHL}	Clear to DY				23	30	ns		
t _{PLH}	 		$R_L = 2.0k\Omega$,		16.5	24	ns		
t _{PHL}	Clock to Q ₀		C _L = 15pF		18	26	113		
tPHL	Clear to Q ₀		7		23	30	ns		
tzh					13	21			
tzL	٦ <u>ــ</u> ـ				18	26	ns		
tHZ	OE to DY;		$R_L = 2.0k\Omega$,		13	21			
t _{LZ}	=		C _L = 5pF		18	26			
tzh			$R_L = 2.0k\Omega$,		18	26			
tzL	OFFICIAL AS DV		C _L = 15pF		23	32	ns		
t _{HZ}	SER/PAR to DY;		$R_L = 2.0k\Omega$,		18	26			
tLZ	1		C _L = 5pF		23	32	 		
ts	RE to Clock			20					
ts	SE to Clock	to Clock		10			_		
ts	S to Clock			15			ns		
t _s	DA and DB to Clo	ck		15					
ts	DY _i (Load) to Cloc	:k		15			_		
ts	Clear Recovery to	Clock	$R_L = 2.0k\Omega$,	8.0					
ts	S/P to Clock		C _L = 15pF	15	L		ns		
th	Any input			0					
th	Clear Hold			0			ns		
t _{pw} Clock	1	HIGH		8.0	ļ		ns		
	Clock	LOW		8.0					
tpw	Clear	•		20			ns		
f _{max} (Note 1)	Maximum Clock F	requency		35	50		MHz		


Note 1. Per industry convention, finax is the worst case value of the maximum device operating frequency with no constraints on t, ti, pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

				COMM	ERCIAL	MILI	1	
Parameters				Am:	25LS	Am		
		Description	Test Conditions	Min	Max	Min	Max	Unit
tplH					35		41	
^t PHL	Clock to D'	∕i			38		44	ns
t _{PHL}	Clear to DY	'i			43		50	ns
t _{PLH}			C _L = 50pF R _L = 2.0kΩ		35		41]
tphL	Clock to Q		$H_L = 2.0k\Omega$		38		44	ns
t _{PHL}	Clear to Q)			43		50	ns
tzH					32		36	ns
tzL					38		44	
thz	OE to DY;		C _L = 5.0pF R _L = 2.0kΩ		28		31	
t _{LZ}	7		$R_L = 2.0k\Omega$		34		. 39	
t _{ZH}			$C_L = 50 pF$ $R_L = 2.0 k\Omega$		38		44	ns
tzL			$R_L = 2.0k\Omega$		46		53	
t _{HZ}	SER/PAR 1	o DY _i	$C_L = 5.0 pF$ $R_L = 2.0 k\Omega$		34		39	
t _{LZ}	7		$R_L = 2.0k\Omega$		42		48	
t _s	RE to Cloc	k		30		35		
t _s	SE to Cloc	k		17		20		ļ
ts	S to Clock			24		27		ns
t _s	D _A and D _B	to Clock		24	<u> </u>	27	<u> </u>	
ts	DY; (Load)	to Clock		24		27		
ts	Clear Reco	very to Clock	$C_L = 50pF$ $R_L = 2.0K\Omega$	15	l	17	<u> </u>	
ts	S/P to Clo	ck	$R_L = 2.0K\Omega$	24		27		ns
th	Any Input			4		5		
th	Clear Hold			4		5		
		HIGH		15		17	L]
t _{pw}	Clock	LOW		15	1	17		ns
t _{pw}	Clear			30		35		ns
f _{max} (Note 1)	Maximum (Clock Frequency		26	<i>.</i>	23		MH

performance over the operating temperature range to guarantees by teeming temperature

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.