


QUAD D FLIP-FLOP

The LSTTL/MSI SN54/74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.

The LS175 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- · Edge-Triggered D-Type Inputs
- Buffered-Positive Edge-Triggered Clock
- . Clock to Output Delays of 30 ns
- · Asynchronous Common Reset
- · True and Complement Output
- · Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOADING (Note a)

PIN NAMES

 $D_0 - D_3$

 $Q_0 - Q_3$

CP


MR

	- (
HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5 (2.5) U.L.
10 U.L.	5 (2.5) U.L.
	HIGH 0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.

Q₀-Q₃ NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC DIAGRAM



SN54/74LS175

QUAD D FLIP-FLOP LOW POWER SCHOTTKY



J SUFFIX CERAMIC CASE 620-09




N SUFFIX PLASTIC CASE 648-08



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

SN54LSXXXJ Ceramic SN74LSXXXN Plastic SN74LSXXXD SOIC



SN54/74LS175

FUNCTIONAL DESCRIPTION

The LS175 consists of four edge-triggered D flip-flops with individual D inputs and Q and \overline{Q} outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW to HIGH Clock (CP) transition, causing individual Q and \overline{Q} outputs to follow. A

LOW input on the Master Reset (\overline{MR}) will force all Q outputs LOW and \overline{Q} outputs HIGH independent of Clock or Data inputs.

The LS175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

TRUTH TABLE

Inputs (t = n, MR = H)	Outputs (t = n+1) Note 1			
D	Q	ā		
L	L	Н		
Н	Н	L		

Note 1: t = n + 1 indicates conditions after next clock.

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Tes	t Conditions
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input All Inputs	t HIGH Voltage for
V.,	Input I OW Voltage	54			0.7	v	Guaranteed Inpu	LOW Voltage for
VIL	Input LOW Voltage	74			0.8]	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} =	- 18 mA
Vall	Output HICH Voltage	54	2.5	3.5		٧	V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH} or V_{IL} per Truth Table	
Vон	Output HIGH Voltage	74	2.7	3.5		٧		
VOL	Output LOW Voltage	54, 74		0.25	0.4	٧	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{II} or V _{IH}
	Odiput LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA	per Truth Table
	Input HIGH Current				20	μА	V _{CC} = MAX, V _{IN}	= 2.7 V
۱н	input night current				0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V
IIL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Short Circuit Current (Note 1)	~20		-100	mA	V _{CC} = MAX	
lcc	Power Supply Current				18	mA	V _{CC} = MAX	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

SN54/74LS175


AC CHARACTERISTICS (TA = 25°C)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Input Clock Frequency	30	40		MHz	
tPLH tPHL	Propagation Delay, MR to Output		20 20	30 30	ns	V _{CC} = 5.0 V C _I = 15 pF
[†] PLH [†] PHL	Propagation Delay, Clock to Output		13 16	25 25	ns	

AC SETUP REQUIREMENTS (TA = 25°C)

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tw	Clock or MR Pulse Width	20			ns	
ts	Data Setup Time	20			ns	V00 - 5 0 V
t _h	Data Hold Time	5.0			ns	V _{CC} = 5.0 V
t _{rec}	Recovery Time	25			ns	

AC WAVEFORMS



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 1. Clock to Output Delays, Clock Pulse Width, Frequency, Setup and Hold Times Data to Clock




Figure 2. Master Reset to Output Delay, Master Reset Pulse Width, and Master Reset Recovery Time

DEFINITIONS OF TERMS

SETUP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recog-

nition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.