

9314/DM9314 Quad Latch


General Description

The '9314 is a multifunctional 4-bit latch designed for general purpose storage applications in high speed digital systems. All outputs have active pull-up circuitry to provide high capacitance drive and to provide low impedance in both logic states for good noise immunity.

Connection Diagram

Logic Symbol

Dual-In-Line Package



MR Q0 Q1 Q2 Q3

V_{CC} = Pin 16 GND = Pin 8 TL/F/9788-2

Order Number 9314DMQB, 9314FMQB or DM9314N See NS Package Number J16A, N16E or W16A

Pin Names	Description			
Ē	Enable Input (Active LOW)			
D0-D3	Data Inputs			
\$0−\$3	Set Inputs (Active LOW)			
MR	Master Reset Input (Active LOW)			
Q0-Q3	Latch Outputs			

TL/F/9788-1

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

Military −55°C to +125°C Commercial 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			
		Min	Nom	Max	Min	Nom	Max	Units
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			v
V _{IL}	Low Level Input Voltage			0.8			0.8	V
Гон	High Level Output Current			-0.8			-0.8	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to E	5.0 18			5.0 18			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to 톤	0 5.0			0 5.0			ns
t _s (H)	Setup Time HIGH, D _n to S̄ _n	8.0			8.0			ns
t _h (L)	Hold Time LOW, D _n to S _n	8.0			8.0			ns
t _w (L)	Ē Pulse Width LOW	18			18			ns
t _w (L)	MR Pulse Width LOW	18			18			ns
t _{rec}	Recovery Time, MR to E	0			0			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, l _i	= - 12 mA			-1.5	٧
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _C V _{IL} = Max	_H = Max	2.4	3.4		٧
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _C V _{IH} = Min	_L = Max		0.2	0.4	٧
l _l	Input Current @ Max Input Voltage	V _{CC} = Min, V _I	= 5.5V			1	mA
lн	High Level Input Current	V _{CC} = Max, V _I = 2.4V				40	μА
		Data Inputs	Data Inputs			60	
liL	Low Level Input Current	V _{CC} = Max, V _I = 0.4V Data Inputs				-1.6	
						-2.7	-∤ mA
Short Circuit Output Current	1 .00	V _{CC} = Max	MIL	-20		-70	
		(Note 2) COM		-20		-70	mA
lcc	Supply Current	V _{CC} = Max				55	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time.

Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	C _L =	Units	
		Min	Max	
t _{PLH} t _{PHL}	Propagation Delay E to Q _n		24 24	ns
t _{PLH} t _{PHL}	Propagation Delay D _n to Q _n		12 24	ns
t _{PLH}	Propagation Delay MR to Q _n		18	ns
^t PHL	Propagation Delay S _n to Q _n		24	ns

Functional Description

The '9314 consists of four latches with a common active LOW Enable input and active LOW Master Reset input. When the Enable goes HIGH, data present in the latches is stored and the state of the latch is no longer affected by the \overline{S}_n and D_n inputs. The Master Reset when activated overides all other input conditions forcing all latch outputs LOW. Each of the four latches can be operated in one of two modes:

D-TYPE LATCH—For D-type operation the \$\overline{S}\$ input of a latch is held LOW. While the common Enable is active the latch output follows the D input. Information present at the latch output is stored in the latch when the Enable goes HIGH.

SET/RESET LATCH—During set/reset operation when the common Enable is LOW a latch is reset by a LOW on the D input, and can be set by a LOW on the $\overline{\bf S}$ input if the D input is HIGH. If both $\overline{\bf S}$ and D inputs are LOW, the D input will dominate and the latch will be reset. When the Enable goes HIGH, the latch remains in the last state prior to disablement. The two modes of latch operation are shown in the Truth Table.

Truth Table

MR	Ē	D	S	Qn	Operation
Н	7	٦	L	L	D Mode
н	L	н	L	н	
н	н	Х	Х	Q _{n-1}	
Н	L	L	L	L	R/S Mode
H	L	н	L	н	
Н	L	L	н	L	
Н	L	н	н	Q _{n-1}	
Н	н	X	Х	Q_{n-1} Q_{n-1}	_
L	Х	х	Х	L	Reset

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

 Q_{n-1} = Previous Output State

Q_n = Present Output State

