

## ISL97636A

6-Channel LED Driver

FN6566  
Rev 0.00  
May 9, 2008

The ISL97636A is an integrated power LED driver that controls 6 channels of LED current for LCD backlight applications. The ISL97636A is capable of driving typically 54 (6x9) pieces of 3.5V/30mA or 60 (6x10) pieces of 3.2V/20mA LEDs. The ISL97636A's contains 6 channels of voltage controlled current sources with typical currents matching of  $\pm 1\%$ , which compensate for the non-uniformity effect of forward voltages variance in the LED stacks. To minimize the voltage headroom and power loss in the typical multi-strings operation, the ISL97636A features a dynamic headroom control that monitors the highest LED forward voltage string and uses its feedback signal for output regulation.

The LED brightness can be pulse width modulated with an applied PWM signal from DC to audio noise free 20kHz.

The ISL97636A features extensive protection functions that include string open and short circuit detections, OVP, OTP, thermal shutdown and an optional input overcurrent protection with master fault disconnect switch.

Available in the 24 Ld 4mmx4mm QFN, the ISL97636A operates from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  with input voltage ranges from 6V to 24V for high LEDs count applications.

### Ordering Information

| PART NUMBER<br>(Note) | PART MARKING | PACKAGE<br>(Pb-free) | PKG. DWG. # |
|-----------------------|--------------|----------------------|-------------|
| ISL97636AIRZ*         | 976 36AIRZ   | 24 Ld 4x4 QFN        | L24.4x4D    |

\*Add "-T" or "-TK" suffix for tape and reel. Please refer to TB347 for details on reel specifications

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


### Features

- 6 channels
- 6V to 24V Input
- 34.5V Output Max
- Drive Maximally 54 (3.5V/30mA each) or 60 (3.2V/20mA each) LEDs
- Current Matching  $\pm 1\%$  Typ
- Dynamic Headroom Control
- PWM Signal up to 20kHz Dimming
- Protections
  - String Open Circuit Detection
  - String Short Circuit Detection with Selectable Thresholds
  - Over-Temperature Protection
  - Overvoltage Protection
  - Optional Input Overcurrent Protection w/Disconnect SW
- 1.2MHz Switching Frequency
- 24 Ld 4mmx4mm QFN Package
- Pb-Free (RoHS compliant)

### Applications

- Notebook Displays LED Backlighting
- LCD Monitor LED Backlighting
- Automotive Displays LED Backlighting
- Automotive or Traffic Lighting

## Typical Application Circuit



## Block Diagram




FIGURE 1. ISL97636A BLOCK DIAGRAM

**Absolute Maximum Ratings** ( $T_A = +25^\circ\text{C}$ )

|                                                       |                |
|-------------------------------------------------------|----------------|
| VIN, FAULT                                            | -0.3V to 24V   |
| VDC, COMP, RSET, EN/PWM                               | -0.3V to 6.5V  |
| OVP, IIN0 - IIN5                                      | -0.3V to 28V   |
| LX                                                    | -0.3V to 36V   |
| PGND                                                  | -0.3V to +0.3V |
| Above voltage ratings are all with respect to GND pin |                |

**Operating Conditions**

|                   |                |
|-------------------|----------------|
| Temperature Range | -40°C to +85°C |
|-------------------|----------------|

**Thermal Information**

|                                                                                                                 |                      |                      |
|-----------------------------------------------------------------------------------------------------------------|----------------------|----------------------|
| Thermal Resistance (Typical, Notes 1, 2)                                                                        | $\theta_{JA}$ (°C/W) | $\theta_{JC}$ (°C/W) |
| 24 Ld QFN                                                                                                       | 39                   | 2                    |
| Thermal Characterization (Typical, Note 3)                                                                      | $PSI_{JT}$ (°C/W)    |                      |
| 24 Ld QFN                                                                                                       | ~0.7                 |                      |
| Maximum Continuous Junction Temperature                                                                         | +125°C               |                      |
| Storage Temperature                                                                                             | -65°C to +150°C      |                      |
| Pb-free reflow profile                                                                                          | see link below       |                      |
| <a href="http://www.intersil.com/pbfree/Pb-FreeReflow.asp">http://www.intersil.com/pbfree/Pb-FreeReflow.asp</a> |                      |                      |

**IMPORTANT NOTE:** All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

**NOTES:**

- $\theta_{JA}$  is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside assumed under ideal case temperature.
- $PSI_{JT}$  is the junction-to-top thermal resistance. If the package top temperature can be measured, with this rating then the die junction temperature can be estimated more accurately than the  $\theta_{JC}$  and  $\theta_{JA}$  thermal resistance ratings.
- Limits established by characterization and are not production tested.

**Electrical Specifications** All specifications below are tested at  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ;  $V_{IN} = 12\text{V}$ ,  $EN = 5\text{V}$ ,  $R_{SET} = 36.6\text{k}\Omega$ ; Parameters with MIN and/or MAX limits are 100% tested at  $+25^\circ\text{C}$ , unless otherwise specified. Temperature limits established by characterization and are not production tested

| PARAMETER                | DESCRIPTION                          | CONDITION                                       | MIN  | TYP | MAX  | UNIT          |
|--------------------------|--------------------------------------|-------------------------------------------------|------|-----|------|---------------|
| <b>GENERAL</b>           |                                      |                                                 |      |     |      |               |
| VIN                      | Backlight Supply Voltage             | $\leq 9$ LEDs per channel (3.5V/30mA type)      | 6    |     | 24   | V             |
| IVIN_STBY                | VIN Shutdown Current                 |                                                 |      |     | 5    | $\mu\text{A}$ |
| V <sub>OUT</sub>         | Output Voltage                       |                                                 |      |     | 34.5 | V             |
| V <sub>uvlo</sub>        | Undervoltage Lockout Threshold       |                                                 | 2.45 |     | 2.8  | V             |
| V <sub>uvlo_hys</sub>    | Undervoltage Lockout Hysteresis      |                                                 |      | 300 |      | mV            |
| SS                       | Soft-start                           |                                                 |      | 1   |      | ms            |
| <b>PWM GENERATOR</b>     |                                      |                                                 |      |     |      |               |
| EN/PWM                   | EN/PWM Voltage Range                 |                                                 | 2.7  |     | 5.5  | V             |
| ENmin                    | Minimum Enable Signal                |                                                 |      | 40  |      | $\mu\text{s}$ |
| t <sub>MAX_PWM_OFF</sub> | Maximum PWM Off Time Before Shutdown | EN/PWMI toggles                                 |      | 28  |      | ms            |
| <b>REGULATOR</b>         |                                      |                                                 |      |     |      |               |
| VDC                      | LDO Output Voltage                   | $V_{IN} > 6\text{V}$                            | 5.0  |     | 5.5  | V             |
| IVDC_STBY                | Standby Current                      | EN/PWM = 0V                                     |      |     | 20   | $\mu\text{A}$ |
| IVDC                     | Active Current                       | EN/PWM = 5V                                     |      | 10  |      | mA            |
| VLDO                     | VDC LDO Dropout Voltage              | $V_{IN} > 5.5\text{V}$ , 30mA                   |      | 30  | 200  | mV            |
| <b>BOOST</b>             |                                      |                                                 |      |     |      |               |
| SWLimit                  | Boost FET Current Limit              | $T_A = +25^\circ\text{C}$                       | 2.3  |     | 3.2  | A             |
|                          |                                      | $T_A = -40^\circ\text{C}$ , $+85^\circ\text{C}$ | 2.2  |     |      | A             |
| r <sub>DS(ON)</sub>      | Internal Boost Switch ON-Resistance  |                                                 |      | 130 | 260  | m $\Omega$    |

**Electrical Specifications** All specifications below are tested at  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ;  $V_{IN} = 12\text{V}$ ,  $EN = 5\text{V}$ ,  $R_{SET} = 36.6\text{k}\Omega$ ; Parameters with MIN and/or MAX limits are 100% tested at  $+25^{\circ}\text{C}$ , unless otherwise specified. Temperature limits established by characterization and are not production tested **(Continued)**

| PARAMETER                      | DESCRIPTION                                         | CONDITION                                                                                                                   | MIN  | TYP     | MAX  | UNIT               |
|--------------------------------|-----------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|------|---------|------|--------------------|
| Eff_peak                       | Peak Efficiency                                     | $V_{IN} = 18\text{V}$ , 54 LEDs, 20mA each, $L = 8.2\mu\text{H}$ with DCR $106\text{m}\Omega$ , $T_A = +25^{\circ}\text{C}$ |      | 91      |      | %                  |
|                                |                                                     | $V_{IN} = 12\text{V}$ , 54 LEDs, 20mA each, $L = 8.2\mu\text{H}$ with DCR $106\text{m}\Omega$ , $T_A = +25^{\circ}\text{C}$ |      | 88      |      | %                  |
|                                |                                                     | $V_{IN} = 6\text{V}$ , 54 LEDs, 20mA each, $L = 8.2\mu\text{H}$ with DCR $106\text{m}\Omega$ , $T_A = +25^{\circ}\text{C}$  |      | 86      |      | %                  |
| $\Delta I_{OUT}/\Delta V_{IN}$ | Line Regulation                                     |                                                                                                                             |      | 0.1     |      | %                  |
| Dmax                           | Boost Maximum Duty Cycle                            |                                                                                                                             | 82   |         |      | %                  |
| Dmin                           | Boost Minimum Duty Cycle                            |                                                                                                                             |      | 7       |      | %                  |
| $f_S$                          | Switching Frequency                                 |                                                                                                                             | 1.0  | 1.2     | 1.3  | MHz                |
| ILX_leakage                    | LX Leakage Current                                  | $V_{LX} = 36\text{V}$ , $EN = 0$                                                                                            |      |         | 10   | $\mu\text{A}$      |
| <b>REFERENCE</b>               |                                                     |                                                                                                                             |      |         |      |                    |
| I <sub>match</sub>             | Channel-to-Channel Current Matching                 | $I_{OUT} = 30\text{mA}$                                                                                                     | -3.5 | $\pm 1$ | +3.5 | %                  |
| $I_{ACC}$                      | Current Accuracy                                    |                                                                                                                             |      | $\pm 3$ |      | %                  |
| <b>FAULT DETECTION</b>         |                                                     |                                                                                                                             |      |         |      |                    |
| VSC                            | Short Circuit Threshold                             | PWM Dimming = 100%                                                                                                          | 7.8  | 8       | 8.8  | V                  |
| Vtemp_acc                      | Over-Temperature Threshold Accuracy                 |                                                                                                                             |      | 5       |      | $^{\circ}\text{C}$ |
| VOVP <sub>lo</sub>             | Overvoltage Limit on OVP Pin                        |                                                                                                                             | 1.17 | 1.2     | 1.23 | V                  |
| OVP <sub>Phys</sub>            | OVP Hysteresis                                      |                                                                                                                             |      | 20      |      | mV                 |
| OVP <sub>fault</sub>           | OVP Short Detection Fault Level                     |                                                                                                                             |      | 300     |      | mV                 |
| <b>CURRENT SOURCES</b>         |                                                     |                                                                                                                             |      |         |      |                    |
| $V_{\text{headroom}}$          | Dominant Channel Current Source Headroom at IIN Pin | $I_{LED} = 20\text{mA}$<br>$T_A = +25^{\circ}\text{C}$                                                                      |      | 100     |      | mV                 |
| $V_{RSET}$                     | Voltage at RSET Pin                                 | $R_{SET} = 36.6\text{k}\Omega$                                                                                              | 680  | 700     | 720  | mV                 |
| $I_{LED\text{max}}$            | Maximum LED Current Per Channel                     | $R_{SET} = 20.9\text{k}\Omega$                                                                                              |      | 35      |      | mA                 |
| <b>FAULT PIN</b>               |                                                     |                                                                                                                             |      |         |      |                    |
| I <sub>fault</sub>             | Fault Pull-down Current                             | $V_{IN} = 12\text{V}$                                                                                                       | 10   | 18      | 30   | $\mu\text{A}$      |
| V <sub>fault</sub>             | FAULT Clamp Voltage with Respect to $V_{IN}$        | $V_{IN} = 12$ , $V_{IN} - V_{\text{fault}}$                                                                                 |      | 7.5     |      | V                  |
| I <sub>lxStartup</sub>         | LX Start-up Current                                 | $V_{DC} = 5.2\text{V}$                                                                                                      | 1    | 2.7     | 7    | mA                 |

## Typical Performance Curves




FIGURE 2. EFFICIENCY,  $L = 8.2\mu\text{H}$  WITH  $\text{DCR} = 106\text{m}\Omega$ ,  $C_O = 4 \times 4.7\mu\text{F}/50\text{V}$




FIGURE 3. EFFICIENCY,  $L = 10\mu\text{H}$  WITH  $\text{DCR} = 129\text{m}\Omega$ ,  $C_O = 4 \times 4.7\mu\text{F}/50\text{V}$




FIGURE 4. 3 EFFICIENCY,  $L = 10\mu\text{H}$  WITH  $\text{DCR} = 500\text{m}\Omega$ , 1mm,  $C_O = 4 \times 4.7\mu\text{F}/50\text{V}$




FIGURE 5. CURRENT REGULATION




FIGURE 6. CHANNEL-TO-CHANNEL CURRENT MATCHING




FIGURE 7. CURRENT MATCHING vs DUTY CYCLE vs DIMMING FREQUENCY

Typical Performance Curves (Continued)




FIGURE 8. PWM DIMMING LINEARITY




FIGURE 9. LX, VIIN, IL AND IO AT PWM DIMMING (54 LEDs, 20mA,  $V_{IN} = 12V$ )




FIGURE 10.  $I_L$  AT 50% PWM DIMMING (54 LEDs, 20mA,  $V_{IN} = 12V$ ,  $L = 8.2\mu H$ )




FIGURE 11.  $I_L$  ZOOM IN AT PWM DIMMING ZOOM IN (54 LEDs, 20mA,  $V_{IN} = 12V$ ,  $L = 8.2\mu H$ )



FIGURE 12.  $I_{LED}$  AT 50% PWM DIMMING (54 LEDs, 20mA,  $V_{IN} = 12V$ )




FIGURE 13. LX AT 50% PWM DIMMING (54 LEDs, 20mA,  $V_{IN} = 12V$ )

Typical Performance Curves (Continued)




FIGURE 14. LX ZOOM IN AT 50% DIMMING (54 LEDs, 20mA,  $V_{IN} = 12V$ )




FIGURE 15. RIPPLE VOLTAGE (54 LEDs,  $V_{IN} = 12V$ , 20mA EACH,  $C_{OUT} = 4 \times 4.7\mu F/50V$ )





FIGURE 16. RIPPLE VOLTAGE ZOOM IN (54 LEDs,  $V_{IN} = 12V$ , 20mA EACH,  $C_{OUT} = 4 \times 4.7\mu F/50V$ )

## Pinout



### Pin Descriptions (I = Input, O = Output, S = Supply)

| PIN  | NAME    | TYPE | DESCRIPTION                                                                                                                                                                                                                    |
|------|---------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1    | GND     | S    | Analog GND                                                                                                                                                                                                                     |
| 2    | GND     | S    | Analog GND                                                                                                                                                                                                                     |
| 3    | FPWM    | -    | Not used. Leave floating and connect anything will have no effect on operation                                                                                                                                                 |
| 4    | VLEVEL  | -    | Not used. Leave floating and connect anything will have no effect on operation                                                                                                                                                 |
| 5    | GND     | S    | Analog GND and LED power return                                                                                                                                                                                                |
| 6    | EN/PWMI | I    | Dual Functions: Enable Pin and PWM brightness control pin. DO NOT leave EN/PWMI floating. The device needs 40μs for initial power-up Enable, then this pin can be applied with a PWM signal with off time no longer than 28ms. |
| 7, 8 | NC      | -    | No Connect. Can be floating or grounded                                                                                                                                                                                        |
| 9    | IIN5    | I    | Input 5 to current source, FB, and monitoring                                                                                                                                                                                  |
| 10   | IIN4    | I    | Input 4 to current source, FB, and monitoring                                                                                                                                                                                  |
| 11   | RSET    | I    | Resistor connection for setting LED current, (see Equation 1 for calculating the ILEDpeak)                                                                                                                                     |
| 12   | IIN3    | I    | Input 3 to current source, FB, and monitoring                                                                                                                                                                                  |
| 13   | IIN2    | I    | Input 2 to current source, FB, and monitoring                                                                                                                                                                                  |
| 14   | IIN1    | I    | Input 1 to current source, FB, and monitoring                                                                                                                                                                                  |
| 15   | IIN0    | I    | Input 0 to current source, FB, and monitoring                                                                                                                                                                                  |
| 16   | OVP     | I    | Overvoltage protection input                                                                                                                                                                                                   |
| 17   | PGND    | S    | Power ground (LX Power return)                                                                                                                                                                                                 |
| 18   | PGND    | S    | Power ground (LX Power return)                                                                                                                                                                                                 |
| 19   | LX      | I    | Input to boost switch                                                                                                                                                                                                          |
| 20   | LX      | I    | Input to boost switch                                                                                                                                                                                                          |
| 21   | FAULT   | O    | Fault disconnect switch                                                                                                                                                                                                        |
| 22   | COMP    | O    | Boost compensation pin                                                                                                                                                                                                         |
| 23   | VIN     | S    | Input voltage for the device and LED power                                                                                                                                                                                     |
| 24   | VDC     | S    | De-couple capacitor for internally generated supply rail. If 2.7V < VBL+ < 5.5V, apply VDC directly with a supply voltage of 2.7V to 5.5V                                                                                      |

## Theory of Operation

### PWM Boost Converter

The current mode PWM boost converter produces the minimal voltage needed to enable the LED stack with the highest forward voltage drop to run at the programmed current. The ISL97636A employs current mode control boost architecture that has a fast current sense loop and a slow voltage feedback loop. Such architecture achieves a fast transient response that is essential for the notebook backlight application where the power can be a series of drained batteries or instantly changed to an AC/DC adapter without rendering a noticeable visual nuisance. The number of LEDs that can be driven by ISL97636A depends on the type of LED chosen in the application. The ISL97636A is capable of boosting up to 34.5V and typically driving 9 LEDs in series for each of the 6 channels, enabling a total of 54 pieces of the 3.5V/30mA type of LEDs.

### Enable and PWMI

The EN/PWMI pin serves dual purposes; it is used as an enable signal and can be used for PWM input signal for dimming. If a PWM signal is applied to this pin, the first pulse of minimum 40μs will be used as an Enable signal. If there is no signal for longer than 28ms, the device will enter shutdown. The EN/PWMI pin cannot be floating, thus a 10kΩ pull-down resistor may need to be added.

### Current Matching and Current Accuracy

Each channel of the LED current is regulated by the current source circuit, as shown in Figure 17.

The LED peak current is set by translating the  $R_{SET}$  current to the output with a scaling factor of  $733/R_{SET}$ . The source terminals of the current source MOSFETs are designed as 100mV to minimize the power loss. The sources of errors of the channel-to-channel current matching come from the op amp's offset, internal layout and reference and these parameters are optimized for current matching and absolute current accuracy. The absolute accuracy is also determined by the external  $R_{SET}$ , and therefore a 1% tolerance resistor should be used.




FIGURE 17. SIMPLIFIED CURRENT SOURCE CIRCUIT

### Dynamic Headroom Control

The ISL97636A features a proprietary Dynamic Headroom Control circuit that detects the highest forward voltage string or effectively the lowest voltage from any of the IIN pins. When this lowest  $I_{IN}$  voltage is lower than the short circuit threshold,  $V_{SC}$ , such voltage will be used as the feedback signal for the boost regulator. The boost makes the output to the correct level such that the lowest IIN pin is at the target headroom voltage. Since all LED stacks are connected to the same output voltage, the other IIN pins will have a higher voltage, but the regulated current source circuit on each channel will ensure that each channel has the same current. The output voltage will regulate cycle by cycle and it is always referenced to the highest forward voltage string in the architecture.

### Dimming Controls

The ISL97636A allows two ways of controlling the LED current, and therefore, the brightness. They are:

1. DC current adjustment
2. PWM chopping of the LED current defined in Step 1.

### MAXIMUM DC CURRENT SETTING

The initial brightness should be set by choosing an appropriate value for  $R_{SET}$ . This should be chosen to fix the maximum possible LED current:

$$I_{LEDmax} = \frac{733}{R_{SET}} \quad (\text{EQ. 1})$$

### DC CURRENT ADJUSTMENT

$R_{SET}$  can be a DCP (Digitally Controlled Potentiometer) for DC current adjustment but minimum resistance should not be lower than 21kΩ for a maximum of 35mA.

For example, if the maximum required LED current ( $I_{LED(max)}$ ) is 20mA, rearranging Equation 1 yields Equation 3:

$$R_{SET} = 733 / 0.02 = 36.6k\Omega \quad (\text{EQ. 2})$$

## PWM CURRENT CONTROL

The average LED current of each channel can be controlled by an external PWM signal as shown in Equation 3:

$$I_{LED(ave)} = I_{LED} \times PWMI \quad (EQ. 3)$$

The PWM dimming frequency can be, for example, 20kHz, but there are a minimum on and off time requirements such that the dimming will be in the range of 10% to 99.5%. If the dimming frequency is below 5kHz, the dimming range can be 1% to 99.5%.

The PWM dimming off time cannot be longer than 28ms or else the driver will enter shutdown.

## 5V Low Dropout Regulator

A 5.2V LDO regulator is present at the VDC pin to develop the necessary low voltage supply which is used by the chips internal control circuitry. Because VDC is an LDO pin, it requires a bypass capacitor of 1μF or more for the regulation. For applications with an input voltage ≤ 5.5V, the VIN and VDC pins can be connected together. The VDC pin can be used as a coarse reference with few mA sourcing capability.

## Inrush Control and Soft-start

The ISL97636A has separately built-in independent inrush control and soft-start functions. The inrush control function is built around the short circuit protection FET, and is only available in applications, which include this device. At start-up, the fault protection FET is turned on slowly due to a 30μA pull-down current output from the FAULT pin. This discharges the fault FET's gate-source capacitance, turning on the FET in a controlled fashion. As this happens, the output capacitor is charged slowly through the weakly turned on FET before it becomes fully enhanced. This results in a low inrush current. This current can be further reduced by adding a capacitor (in the 1nF to 5nF range) across the gate source terminals of the FET.

Once the chip detects that the fault protection FET is turned on hard, it is assumed that inrush is complete. At this point, the boost regulator will begin to switch and the current in the inductor will ramp-up. The current in the boost power switch is monitored and the switching terminated in any cycle where the current exceeds the current limit. The ISL97636A includes a soft-start feature where this current limit starts at a low value (375mA). This is stepped up to the final 3A current limit in seven further steps of 375mA. These steps will happen over a 1ms total time, such that after 1ms the final limit will be reached. This allows the output capacitor to be charged to the required value at a low current limit and prevents high input current for systems that have only a low to medium output current requirement.

For systems with no master fault protection FET, the inrush current will flow towards C<sub>OUT</sub> when VIN is applied and it is

determined by the ramp rate of VIN and the values of C<sub>OUT</sub> and L.

## Fault Protection and Monitoring

The ISL97636A features extensive protection functions to cover all the perceivable failure conditions. The failure mode of a LED can be either open circuit or as a short. The behavior of an open circuited LED can additionally take the form of either infinite resistance or, for some LEDs, a zener diode, which is integrated into the device in parallel with the now opened LED.

For basic LEDs (which do not have built-in zener diodes), an open circuit failure of an LED will only result in the loss of one channel of LEDs without affecting other channels. Similarly, a short circuit condition on a channel that results in that channel being turned off does not affect other channels unless a similar fault is occurring.

Due to the lag in boost response to any load change at its output, certain transient events (such as LED current steps or significant step changes in LED duty cycle) can transiently look like LED fault modes. The ISL97636A uses feedback from the LEDs to determine when it is in a stable operating region and prevents apparent faults during these transient events from allowing any of the LED stacks to fault out. See Table 1 for more details.

A fault condition that results in an input current that exceeds the devices electrical limits will result in a shutdown of all output channels.

## Short Circuit Protection (SCP)

The short circuit detection circuit monitors the voltage on each channel and disables faulty channels which are detected above 8V (the action taken is described in Table 1.)

## Open Circuit Protection (OCP)

When one of the LEDs becomes open circuit, it can behave as either an infinite resistance or a gradually increasing finite resistance. The ISL97636A monitors the current in each channel such that any string which reaches at least 75% of the intended output current is considered "good". Should the current subsequently fall below 50% of the target the channel will be considered an "open circuit". Furthermore, should the boost output of the ISL97636A reach the OVP limit or should the lower over-temperature threshold be reached, all channels which are not "good" will immediately be considered as "open circuit". Detection of an "open circuit" channel will result in a time-out before disabling of the affected channel. This time-out is sped up when the device is above the lower over-temperature threshold in an attempt to prevent the upper over-temperature trip point from being reached.

Some users employ some special types of LEDs that have zener diode structure in parallel with the LED for ESD enhancement and enabling open circuit operation. When this type of LED is open circuited, the effect is as if the LED forward voltage has increased but no lighting. Any affected string will not be disabled, unless the failure results in the boost OVP limit

being reached, allowing all other LEDs in the string to remain functional. Care should be taken in this case that the boost OVP limit and SCP limit are set properly, so as to make sure that multiple failures on one string do not cause all other good channels to be faulted out. This is due to the increased forward voltage of the faulty channel making all other channels look as if they have LED shorts. See Table 1 for details regarding responses to fault conditions.

### **Overvoltage Protection (OVP)**

The integrated OVP circuit monitors the output voltage and keeps the voltage at a safe level. The OVP threshold is set as:

$$\text{OVP} = 1.21\text{V} \times (\text{R}_{\text{UPPER}} + \text{R}_{\text{LOWER}}) / \text{R}_{\text{LOWER}} \quad (\text{EQ. 4})$$

These resistors should be large to minimize the power loss. For example, a  $1\text{M}\Omega$   $\text{R}_{\text{UPPER}}$  and  $39\text{k}\Omega$   $\text{R}_{\text{LOWER}}$  sets OVP to 32.2V. Large OVP resistors also allow  $\text{C}_{\text{OUT}}$  discharges slowly during the PWM off time.

### **Undervoltage Lockout**

If the input voltage falls below the UVLO level of 2.45V, the device will stop switching and reset. Operation will restart when the voltage comes back into the operating range.

### **Input Overcurrent Protection**

During normal switching operation, the current through the internal boost power FET is monitored. If the current exceeds the current limit, the internal switch will be turned off. This monitoring happens on a cycle-by-cycle basis in a self protecting way.

Additionally, the ISL97636A monitors the voltage at the LX and OVP pins. At start-up, a fixed current is injected out of the LX pins and into the output capacitor. The device will not start-up unless the voltage at LX exceeds 1.2V. Furthermore, should the voltage at LX not rise above this threshold during any subsequent period where the power FET is not switched on, it will immediately disable the input protection FET. The OVP pin is also monitored such that if it rises above and subsequently falls below 20% of the target OVP level, the input protection FET will also be switched off.

### **Over-Temperature Protection (OTP)**

The ISL97636A includes two over-temperature thresholds. The lower threshold is set to  $+130^{\circ}\text{C}$ . When this threshold is reached, any channel which is outputting current at a level significantly below the regulation target will be treated as “open circuit” and disabled after a time-out period. This time-out period is also reduced to  $800\mu\text{s}$  when it is above the lower threshold. The intention of the lower threshold is to allow bad channels to be isolated and disabled before they cause enough power dissipation (as a result of other channels having large voltages across them) to hit the upper temperature threshold.

The upper threshold is set to  $+150^{\circ}\text{C}$ . Each time this is reached, the boost will stop switching and the output current sources will be switched off. Once the device has cooled to

approximately  $+100^{\circ}\text{C}$ , the device will restart with the DC LED current level reduced to 77% of the initial setting. If the dissipation problem persists, subsequent hitting of the limit will cause identical behavior, with the current reduced in steps to 53% and finally 30%. Unless disabled via the EN pin, the device stays in an active state throughout.

For the extensive fault protection conditions, please refer to Figure 18 and Table 1 for details.




FIGURE 18. SIMPLIFIED FAULT PROTECTIONS

TABLE 1. PROTECTIONS TABLE

| CASE | FAILURE MODE                                  | DETECTION MODE                                                                      | FAILED CHANNEL ACTION                                                                                                                         | GOOD CHANNELS ACTION                         | VOUT REGULATED BY             |
|------|-----------------------------------------------|-------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|-------------------------------|
| 1    | CH0 Short Circuit                             | Upper Over-Temperature Protection limit (OTP) not triggered and $V_{IIN0} < V_{SC}$ | CH0 ON and burns power                                                                                                                        | CH1 through CH5 Normal                       | Highest VF of CH1 through CH5 |
| 2    | CH0 Short Circuit                             | Upper OTP triggered but $V_{IIN0} < V_{SC}$                                         | CH0 goes off until chip cooled and then comes back on with current reduced to 76%. Further OTP triggers result in reduction to 53%, then 30%. | Same as CH0                                  | Highest VF of CH1 through CH5 |
| 3    | CH0 Short Circuit                             | Upper OTP not triggered but $V_{IIN0} > V_{SC}$                                     | CH0 doubled after 6ms time-out. Time-out reduced to 420 $\mu$ s if above lower OTP limit                                                      | CH1 through CH5 Normal                       | Highest VF of CH1 through CH5 |
| 4    | CH0 Open Circuit with infinite resistance     | Upper OTP not triggered and $V_{IIN0} < V_{SC}$                                     | VOUT will ramp to OVP. CH0 will time-out after 6ms (800 $\mu$ s if above lower OTP limit) and switch off. VOUT will drop to normal level.     | CH1 through CH5 Normal                       | Highest VF of CH1 through CH5 |
| 5    | CH0 LED Open Circuit but has paralleled Zener | Upper OTP not triggered and $V_{IIN0} < V_{SC}$                                     | CH0 remains ON and has highest VF, thus VOUT increases                                                                                        | CH1 through CH5 ON, Q1 through Q5 burn power | VF of CH0                     |

TABLE 1. PROTECTIONS TABLE (Continued)

| CASE | FAILURE MODE                                  | DETECTION MODE                                                                                          | FAILED CHANNEL ACTION                                                                                                                                                                      | GOOD CHANNELS ACTION                                                                                                                        | VOUT REGULATED BY             |
|------|-----------------------------------------------|---------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|
| 6    | CH0 LED Open Circuit but has paralleled Zener | Upper OTP triggered but $VIIN0 < VSC$                                                                   | CH0 goes off until chip cooled and then comes back on with current reduced to 76%. Further OTP triggers result in reduction to 53%, then 30%.                                              | Same as CH0                                                                                                                                 | VF of CH0                     |
| 7    | CH0 LED Open Circuit but has paralleled Zener | Upper OTP not triggered but $VIIN0 > VSC$                                                               | CH0 OFF                                                                                                                                                                                    | CH1 through CH5 Normal                                                                                                                      | Highest VF of CH1 through CH5 |
|      |                                               | Upper OTP not triggered but $VIINx > VSC$                                                               | CH0 remains ON and has highest VF, thus VOUT increases.                                                                                                                                    | VOUT increases then CH-X switches OFF. This is an unwanted shut off and the effect can be minimized by setting OVP at an appropriate level. | VF of CH0                     |
| 8    | Channel-to-Channel $\Delta VF$ too high       | Lower OTP triggered but $VIINx < VSC$                                                                   | Any channel at below 50% of the target current will fault out after 400 $\mu$ s. Remaining channels driven with normal current.                                                            |                                                                                                                                             | Highest VF of CH0 through CH5 |
| 9    | Channel-to-Channel $\Delta VF$ too high       | Upper OTP triggered but $VIINx < VSC$                                                                   | All channels switched off until chip cooled and then comes back on with current reduced to 76%. Further OTP triggers result in reduction to 53%, then 30%.                                 |                                                                                                                                             | Highest VF of CH0 through CH5 |
| 10   | Output LED stack voltage too high             | $VOUT > VOVP$                                                                                           | Driven with normal current. Any channel that is below 50% of the target current will time-out after 6ms.                                                                                   |                                                                                                                                             | Highest VF of CH0 through CH5 |
| 11   | VOUT/LX shorted to GND                        | LX current and timing are monitored.<br><br>OVP pin monitored for excursions below 20% of OVP threshold | Fault switch disabled and system shutdown until fault goes away, VOUT is checked at start-up with a low current from LX to check for presence of short before the fault switch is enabled. |                                                                                                                                             |                               |

## Components Selections

According to the inductor Voltage-Second Balance principle, the change of inductor current during the switching regulator On time is equal to the change of inductor current during the switching regulator Off time. Since the voltage across an inductor is:

$$V_L = L \times \Delta I_L / \Delta t \quad (\text{EQ. 5})$$

and  $\Delta I_L @ \text{On} = \Delta I_L @ \text{Off}$ , therefore:

$$(V_I - 0) / L \times D \times t_S = (V_O - V_D - V_I) / L \times (1 - D) \times t_S \quad (\text{EQ. 6})$$

where D is the switching duty cycle defined by the turn-on time over the switching period.  $V_D$  is Schottky diode forward voltage that can be neglected for approximation.

Rearranging the terms without accounting for  $V_D$  gives the boost ratio and duty cycle respectively as:

$$V_O / V_I = 1 / (1 - D) \quad (\text{EQ. 7})$$

$$D = (V_O - V_I) / V_O \quad (\text{EQ. 8})$$

## Input Capacitor

Switching regulators require input capacitors to deliver peak charging current and to reduce the impedance of the input supply. This reduces interaction between the regulator and input supply, improving system stability. The high switching frequency of the loop causes almost all ripple current to flow in the input capacitor, which must be rated accordingly.

A capacitor with low internal series resistance should be chosen to minimize heating effects and improve system efficiency, such as X5R or X7R ceramic capacitors, which offer small size and a lower value of temperature and voltage coefficient compared to other ceramic capacitors.

In boost mode, input current flows continuously into the inductor, with an AC ripple component proportional to the rate of inductor charging only and smaller value input capacitors may be used. It is recommended that an input capacitor of at least 10 $\mu$ F be used. Ensure the voltage rating of the input capacitor is suitable to handle the full supply range.

## Inductor

The selection of the inductor should be based on its maximum current ( $I_{SAT}$ ) characteristics, power dissipation (DCR), EMI

susceptibility (shielded vs unshielded), and size. Inductor type and value influence many key parameters, including ripple current, current limit, efficiency, transient performance and stability.

Its maximum current capability must be adequate to handle the peak current at the worst case condition. If an inductor core is chosen with too low a current rating, saturation in the core will cause the effective inductor value to fall, leading to an increase in peak to average current level, poor efficiency and overheating in the core. The series resistance, DCR, within the inductor causes conduction loss and heat dissipation. A shielded inductor is usually more suitable for EMI susceptible applications, such as LED backlighting.

The peak current can be derived from the fact that the voltage across the inductor during the Off period can be shown as:

$$IL_{\text{peak}} = (V_O \times I_O) / (85\% \times V_I) + 1/2 [V_I \times (V_O - V_I) / (L \times V_O \times f_S)] \quad (\text{EQ. 9})$$

The choice of 85% is just an average term for the efficiency approximation. The first term is average current that is inversely proportional to the input voltage. The second term is inductor current change that is inversely proportional to L and  $f_S$ . As a result, for a given switching frequency and minimum input voltage the system operates, the inductor  $I_{\text{SAT}}$  must be chosen carefully. At a given inductor size, usually the larger the inductance, the higher the series resistance because of the extra winding of the coil. Thus, the higher the inductance, the lower the peak current capability. The ISL97636A current limit may also have to be taken into account.

### Output Capacitors

The output capacitor acts to smooth the output voltage and supplies load current directly during the conduction phase of the power switch. Output ripple voltage consists of the discharge of the output capacitor for  $I_{\text{LPEAK}}$  during FET On and the voltage drop due to flowing through the ESR of the output capacitor. The ripple voltage can be shown as:

$$\Delta V_{\text{CO}} = (I_O / C_O \times D / f_S) + (I_O \times \text{ESR}) \quad (\text{EQ. 10})$$

The conservation of charge principle in Equation 8 also brings up a fact that during the boost switch Off period, the output capacitor is charged with the inductor ripple current minus a relatively small output current in boost topology. As a result, the user needs to select an output capacitor with low ESD and with a enough input ripple current capability.

### Output Ripple

$\Delta V_{\text{CO}}$  can be reduced by increasing  $C_O$  or  $f_S$ , or using small ESR capacitors. In general, ceramic capacitors are the best choice for output capacitors in small to medium sized LCD backlight applications due to their cost, form factor, and low ESR.

A larger output capacitor will also ease the driver response during PWM dimming Off period due to the longer sample and

hold effect of the output drooping. The driver does not need to boost harder in the next On period that minimizes transient current. The output capacitor is also needed for compensation, and in general, 2x4.7 $\mu$ F/50V ceramic capacitors are suitable for the notebook display backlight applications.

### Schottky Diode

A high speed rectifier diode is necessary to prevent excessive voltage overshoot, especially in the boost configuration. Low forward voltage and reverse leakage current will minimize losses, making Schottky diodes the preferred choice. Although the Schottky diode turns on only during the boost switch Off period, it carries the same peak current as the inductor's, and therefore, a suitable current rated Schottky diode must be used.

## Applications

### High Current Applications

Each channel of the ISL97636A can support up to 35mA. For applications that need higher current, multiple channels can be grouped to achieve the desirable current. For example, the cathode of the last LED can be connected to IIN0 to IIN2; this configuration can be treated as a single string with 105mA current driving capability.




FIGURE 19. GROUPING MULTIPLE CHANNELS FOR HIGH CURRENT APPLICATIONS

### Compensation

The ISL97636A has two main elements in the system; the Current Mode Boost Regulator and the op amp based multi-channel current sources. The ISL97636A incorporates a transconductance amplifier in its feedback path to allow the user some levels of adjustment on the transient response and better regulation. The ISL97636A uses current mode control architecture, which has a fast current sense loop and a slow voltage feedback loop. The fast current feedback loop does not require any compensation. The slow voltage loop must be compensated for stable operation. The compensation network is a series Rc, Cc1 network from COMP pin to ground and an optional Cc2 capacitor connected to the COMP pin. The Rc sets the high frequency integrator gain for fast transient response and the Cc1 sets the integrator zero to ensure loop stability. For most applications, Rc is in the range of 200 $\Omega$  to

3k $\Omega$  and Cc1 is in the range of 27nF to 37nF. Depending upon the PCB layout, a Cc2, in range of 100nF, may be needed to create a pole to cancel the output capacitor ESR's zero effect for stability. The ISL97636A evaluation board is

configured with Rc1 of 500 $\Omega$ , Cc1 of 33nF, and Cc2 of 0, which achieves stability. In the actual applications, these values may need to be tuned empirically but the recommended values are usually a good starting point.

© Copyright Intersil Americas LLC 2008. All Rights Reserved.


All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html)

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html)

*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)







**NOTES:**  
FOR 2 LAYERS BOARD, LAYOUT  
PGND (NOISY GROUND) ON TOP  
LAYER AND AGND (QUIET GROUND)  
ON BOTTOM LAYER. TIE PGND AND  
AGND ONLY AT ONE POINT BY DOING  
THIS: BRIDGE U1 PGND (PINS 18 AND 19)  
AND AGND (PIN 5) TO THE PACKAGE  
THERMAL PAD. PUT MULTIPLE VIAS ON THE  
THERMAL PAD THAT CONNECTS TO THE  
BOTTOM SIDE AGND.

# Package Outline Drawing

## L24.4x4D

24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE

Rev 2, 10/06



### NOTES:

1. Dimensions are in millimeters.  
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.