# Quad Analog Switch/ Multiplexer/Demultiplexer

# **High-Performance Silicon-Gate CMOS**

The MC74LVXT4066 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power–supply range (from  $V_{\rm CC}$  to GND).

The LVXT4066 is identical in pinout to the metal–gate CMOS MC14066 and the high–speed CMOS HC4066A. Each device has four independent switches. The device has been designed so that the ON resistances ( $R_{\rm ON}$ ) are much more linear over input voltage than  $R_{\rm ON}$  of metal–gate CMOS analog switches.

The ON/OFF control inputs are compatible with standard LSTTL outputs. The input protection circuitry on this device allows overvoltage tolerance on the ON/OFF control inputs, allowing the device to be used as a logic–level translator from 3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the higher–voltage power supply.

The MC74LVXT4066 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74LVXT4066 to be used to interface 5.0 V circuits to 3.0 V circuits.

#### **Features**

- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power–Supply Voltage Range  $(V_{CC} GND) = 2.0$  to 6.0 V
- Analog Input Voltage Range  $(V_{CC} GND) = 2.0 \text{ to } 6.0 \text{ V}$
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066
- Low Noise
- These Devices are Pb-Free and are RoHS Compliant



# ON Semiconductor®

www.onsemi.com




SOIC-14 NB D SUFFIX CASE 751A




TSSOP-14 DT SUFFIX CASE 948G

#### PIN ASSIGNMENT



#### **MARKING DIAGRAMS**



# TSSOP-14

LVXT4066 = Specific Device Code A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

# LOGIC DIAGRAM $X_{A} \xrightarrow{1} \xrightarrow{13} Y_{A}$ A ON/OFF CONTROL $X_{B} \xrightarrow{4} \xrightarrow{13} Y_{B}$ B ON/OFF CONTROL $X_{C} \xrightarrow{8} \xrightarrow{9} Y_{C}$ C ON/OFF CONTROL $X_{D} \xrightarrow{11} \xrightarrow{10} Y_{D}$ D ON/OFF CONTROL $X_{D} \xrightarrow{12} \xrightarrow{10} Y_{D}$ ANALOG INPUTS/OUTPUTS = $X_{A}$ , $X_{B}$ , $X_{C}$ , $X_{D}$ PIN 14 = $V_{CC}$

#### **FUNCTION TABLE**

On/Off Control	State of
Input	Analog Switch
L	Off
H	On

#### **MAXIMUM RATINGS**

PIN 7 = GND

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IS</sub>	Analog Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
I	DC Current Into or Out of Any Pin	-20	mA
P <sub>D</sub>	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>		260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C TSSOP Package: -6.1 mW/°C from 65° to 125°C due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

This device contains protection circuitry to guard against damage

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{\rm CC}$ ). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

# RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Referenced to GND)		2.0	5.5	V
V <sub>IS</sub>	Analog Input Voltage (Referenced to GND)		GND	V <sub>CC</sub>	V
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)		GND	V <sub>CC</sub>	V
V <sub>IO</sub> *	Static or Dynamic Voltage Across Switch		-	1.2	V
T <sub>A</sub>	Operating Temperature, All Package Types		<b>-</b> 55	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time, ON/OFF Control Inputs (Figure 10)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0	100 20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

<sup>\*</sup>For voltage drops across the switch greater than 1.2 V (switch on), excessive V<sub>CC</sub> current may be drawn; i.e., the current out of the switch may contain both V<sub>CC</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

# DC ELECTRICAL CHARACTERISTIC - Digital Section (Voltages Referenced to GND)

			V <sub>CC</sub>	Guar	Guaranteed Limit		
Symbol	Parameter	Test Conditions	v	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Voltage ON/OFF Control Inputs (Note 1)	R <sub>on</sub> = Per Spec	3.0 4.5 5.5	1.2 2.0 2.0	1.2 2.0 2.0	1.2 2.0 2.0	٧
V <sub>IL</sub>	Maximum Low–Level Voltage ON/OFF Control Inputs (Note 1)	R <sub>on</sub> = Per Spec	3.0 4.5 5.5	0.53 0.8 0.8	0.53 0.8 0.8	0.53 0.8 0.8	V
l <sub>in</sub>	Maximum Input Leakage Current ON/OFF Control Inputs	$V_{in} = V_{CC}$ or GND	5.5	±0.1	±1.0	±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $V_{IO} = 0$ V	5.5	4.0	40	160	μΑ

<sup>1.</sup> Specifications are for design target only. Not final specification limits.

# DC ELECTRICAL CHARACTERISTICS - Analog Section (Voltages Referenced to GND)

				Guaranteed Limit		mit	
Symbol	Parameter	Test Conditions	v <sub>cc</sub> v	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance	$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = V_{CC} \text{ to GND} \\ &I_{S} \leq 2.0 \text{ mA (Figures 1, 2)} \end{aligned}$	2.0† 3.0 4.5 5.5	- 40 25 20	- 45 28 25	- 50 35 30	Ω
		$\begin{aligned} &V_{\text{in}} = V_{\text{IH}} \\ &V_{\text{IS}} = V_{\text{CC}} \text{ or GND (Endpoints)} \\ &I_{\text{S}} \leq 2.0 \text{ mA (Figures 1, 2)} \end{aligned}$	2.0 3.0 4.5 5.5	- 30 25 20	- 35 28 25	- 40 35 30	
$\Delta R_{on}$	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = 1/2 \left(V_{CC} - GND\right) \\ &I_{S} \leq 2.0 \text{ mA} \end{aligned}$	3.0 4.5 5.5	15 10 10	20 12 12	25 15 15	Ω
I <sub>off</sub>	Maximum Off–Channel Leakage Current, Any One Channel	$V_{in} = V_{IL}$ $V_{IO} = V_{CC}$ or GND Switch Off (Figure 3)	5.5	0.1	0.5	1.0	μΑ
I <sub>on</sub>	Maximum On-Channel Leakage Current, Any One Channel	$V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or GND (Figure 4)	5.5	0.1	0.5	1.0	μΑ

<sup>†</sup>At supply voltage (V<sub>CC</sub>) approaching 2 V the analog switch–on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

# AC ELECTRICAL CHARACTERISTICS ( $C_L = 50 \ pF$ , ON/OFF Control Inputs: $t_f = t_f = 6 \ ns$ )

		v <sub>cc</sub>	Voc Guaranteed Limit		it	
Symbol	Parameter	V	-55 to 25°C	≤ 85°C	≤ 125°C	Unit
t <sub>PLH</sub> ,	Maximum Propagation Delay, Analog Input to Analog Output	2.0	4.0	6.0	8.0	ns
t <sub>PHL</sub>	(Figures 8 and 9)	3.0	3.0	5.0	6.0	
		4.5	1.0	2.0	2.0	
		5.5	1.0	2.0	2.0	
$t_{PLZ}$ ,	Maximum Propagation Delay, ON/OFF Control to Analog Output	ıt 2.0	30	35	40	ns
t <sub>PHZ</sub>	(Figures 10 and 11)	3.0	20	25	30	
		4.5	15	18	22	
		5.5	15	18	20	
t <sub>PZL</sub> ,	Maximum Propagation Delay, ON/OFF Control to Analog Output		20	25	30	ns
t <sub>PZH</sub>	(Figures 10 and 1 1)	3.0	12	14	15	
		4.5	8.0	10	12	
		5.5	8.0	10	12	
С	Maximum Capacitance ON/OFF Control In	put –	10	10	10	pF
	Control Input = G	ND				
	Analog	I/O –	35	35	35	
	Feedthrou	ıgh –	1.0	1.0	1.0	
			Typical @ 25°C, V <sub>CC</sub> = 5.0 V			
C <sub>PD</sub>	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15		pF		

<sup>\*</sup> Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

# ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)


Symbol	Parameter	Test Conditions	v <sub>cc</sub> v	Limit* 25°C	Unit
BW	Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 5)	$\begin{aligned} f_{in} &= 1 \text{ MHz Sine Wave} \\ &\text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ &\text{Increase } f_{in} \text{ Frequency Until dB Meter Reads } -3 \text{ dB} \\ &R_L &= 50 \Omega, C_L = 10 \text{ pF} \end{aligned}$	4.5 5.5	150 160	MHz
_	Off-Channel Feedthrough Isolation (Figure 6)	$ \begin{aligned} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_{L} = 600 \ \Omega, \text{ C}_{L} = 50 \text{ pF} \end{aligned} $	4.5 5.5	–50 –50	dB
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	4.5 5.5	-37 -37	
_	Feedthrough Noise, Control to Switch (Figure 7)	$\begin{split} V_{in} & \leq 1 \text{ MHz Square Wave } (t_r = t_f = 3 \text{ ns}) \\ \text{Adjust } R_L \text{ at Setup so that } I_S = 0 \text{ A} \\ R_L = 600 \ \Omega, \ C_L = 50 \text{ pF} \end{split}$	4.5 5.5	100 200	mV <sub>PP</sub>
		$R_L = 10 \text{ k}\Omega$ , $C_L = 10 \text{ pF}$	4.5 5.5	50 100	
-	Crosstalk Between Any Two Switches (Figure 12)	$\begin{split} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} & \text{Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz},  R_L = 600  \Omega,  C_L = 50 \text{ pF} \end{split}$	4.5 5.5	-70 -70	dB
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	4.5 5.5	-80 -80	
THD	Total Harmonic Distortion (Figure 14)	$f_{in}$ = 1 kHz, R <sub>L</sub> = 10 k $\Omega$ , C <sub>L</sub> = 50 pF THD = THD <sub>Measured</sub> – THD <sub>Source</sub> $V_{IS}$ = 4.0 V <sub>PP</sub> sine wave	4.5	0.10	%
		$V_{IS} = 4.0 \text{ Vpp sine wave}$ $V_{IS} = 5.0 \text{ V}_{PP} \text{ sine wave}$	5.5	0.10	

<sup>\*</sup>Guaranteed limits not tested. Determined by design and verified by qualification.

25

20

15



400 350 -55°C 300 250 Ron (Ohms) 200 85°C 150 125°C 100 50 2.5 Vin (Volts)

Figure 1a. Typical On Resistance,  $V_{CC}$  = 2.0 V, T = 25°C


Figure 1b. Typical On Resistance,  $V_{CC} = 2.0 \text{ V}$ 

125°C

85°C

25°C

-55°Ċ







Figure 1c. Typical On Resistance,  $V_{CC} = 3.0 \text{ V}$ 

Figure 1d. Typical On Resistance,  $V_{CC} = 4.5 \text{ V}$ 






Figure 1e. Typical On Resistance,  $V_{CC} = 5.5 \text{ V}$ 

Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up




\*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth
Test Set-Up



\*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up



\*Includes all probe and jig capacitance.

Figure 7. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up






Figure 8. Propagation Delays, Analog In to Analog Out



\*Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



\*Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



\*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up



\*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion

#### **APPLICATION INFORMATION**

The ON/OFF Control pins should be at  $V_{IH}$  or  $V_{IL}$  logic levels,  $V_{IH}$  being recognized as logic high and  $V_{IL}$  being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to  $V_{CC}$  or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked—up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages  $V_{CC}$  and GND. The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below GND. In the example below, the difference between  $V_{CC}$  and GND is six volts.

Therefore, using the configuration in Figure 16, a maximum analog signal of six volts peak—to—peak can be controlled.

When voltage transients above  $V_{CC}$  and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with Mosorbs (Mosorb<sup>TM</sup> is an acronym for high current surge protectors). Mosorbs are fast turn—on devices ideally suited for precise DC protection with no inherent wear out mechanism.




Figure 16. 6.0 V Application




Figure 17. Transient Suppressor Application




Figure 18. Low Voltage CMOS Interface




Figure 19. 4-Input Multiplexer

Figure 20. Sample/Hold Amplifier

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LVXT4066DR2G	SOIC-14 NB (Pb-Free)	2500 Tape & Reel
MC74LVXT4066DTRG	TSSOP-14 (Pb-Free)	2500 Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





△ 0.10


SOIC-14 NB CASE 751A-03 ISSUE L

**DATE 03 FEB 2016** 










- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
  - ASME Y14.5M, 1994.
    CONTROLLING DIMENSION: MILLIMETERS.
  - DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT
  - MAXIMUM MATERIAL CONDITION.
    DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE

	MILLIN	IETERS	S INCHES	
DIM	MIN	MAX	MIN	MAX
Α	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
АЗ	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
Е	3.80	4.00	0.150	0.157
е	1.27	1.27 BSC		BSC
Н	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
M	0 °	7°	0 °	7 °

### **GENERIC MARKING DIAGRAM\***




XXXXX = Specific Device Code Α = Assembly Location

WL = Wafer Lot Υ = Year = Work Week

WW = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

# **SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

C SEATING PLANE

### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-14 NB		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# SOIC-14 CASE 751A-03 ISSUE L


# DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DOCUMENT NUMBER:	98ASB42565B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.





**DATE 17 FEB 2016** 

- NOTES.

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.


  3. DIMENSION A DOES NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

  6. TERMINAL NUMBERS ARE SHOWN FOR DEFERENCE ONLY
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	o°	8 °	0 °	8 °

#### **GENERIC MARKING DIAGRAM\***



= Assembly Location

= Wafer Lot V = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location) \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

so	OLDERING FOOT	PRINT
<b>~</b>	7.06 —	-
1		
——————————————————————————————————————		
		0.65
<u> </u>	1	<del></del>
0.36 T	14X	

DOCUMENT NUMBER: 98ASH70246A Electronic versions are uncontrolled except when accessed directly from the Document Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in re-		, ,	
DESCRIPTION:	TSSOP-14 WB	•	PAGE 1 OF 1

**DIMENSIONS: MILLIMETERS** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative