



74AUP1G59

TinyLogic® Low Power Universal Configurable Two-Input Logic Gate (Open Drain Output)

Features

- 0.8V to 3.6V V_{CC} Supply Operation
- 3.6V Over-Voltage Tolerant I/Os at V_{CC} from 0.8V to 3.6V
- Extremely High Speed t_{PD}
 - 3.2ns: Typical at 3.3V
- Power-Off High-Impedance Inputs and Outputs
- Low Static Power Consumption
 - I_{CC}=0.9µA Maximum
- Low Dynamic Power Consumption
 - C_{PD}=3.0pF Typical at 3.3V
- Ultra-Small MicroPak™ Package

Description

The 74AUP1G59 is a universal, configurable, two-input logic gate with an open drain that provides a high-performance and low-power solution for battery-powered portable applications. This product is designed for a wide low voltage operating range (0.8 V to 3.6 V) and guarantees very low static and dynamic power consumption across the entire voltage range. All inputs are implemented with hysteresis to allow for slower transition input signals and better switching noise immunity.

The 74AUP1G59 provides for multiple functions, as determined by various configurations of the three inputs. The potential logic functions provided are AND, NAND, OR, NOR, XNOR, inverter, and buffer (see *Figure 2 through Figure 8*).

Ordering Information

Part Number	Top Mark	Package	Packing Method
74AUP1G59L6X	AL	6-Lead, MicroPak™, 1.0 mm Wide	5000 Units on Tape & Reel
74AUP1G59FHX	AL	6-Lead, MicroPak2™, 1x1 mm Body, .35 mm Pitch	5000 Units on Tape & Reel

Pin Configurations




Figure 1. MicroPak™ (Top Through View)

Pin Definitions

Pin #	Name	Description
1	B	Data Input
2	GND	Ground
3	A	Data Input
4	Y	Output (Open Drain)
5	V _{CC}	Supply Voltage
6	C	Data Input

Function Table

Inputs			Y=Output
C	B	A	
L	L	L	L
L	L	H	H ⁽¹⁾
L	H	L	L
L	H	H	H ⁽¹⁾
H	L	L	H ⁽¹⁾
H	L	H	H ⁽¹⁾
H	H	L	L
H	H	H	L

H = HIGH Logic Level

L = LOW Logic Level

Note:

1. High impedance output state, open drain.

Function Selection Table

2-Input Logic Function	Connection Configuration
2-Input AND with Inverted Input	Figure 3, Figure 4
2-Input NAND	Figure 2
2-Input NAND with Both Inputs Inverted	Figure 5
2-Input OR	Figure 5
2-Input OR Both Inputs Inverted	Figure 2
2-Input NOR with Inverted Input	Figure 3, Figure 4
2-Input XNOR	Figure 6
Inverter	Figure 7
Buffer	Figure 8

Logic Configurations

Figure 2 through Figure 8 show the logical functions that can be implemented using the 74AUP1G59. The diagrams show the DeMorgan's equivalent logic duals for a given two-input function. The logical

implementation is next to the board-level physical implementation of how the pins should be connected.




Figure 2. 2-Input NAND Gate or 2-Input OR with Both Inputs Inverted




Figure 3. 2-Input AND with Inverted B Input or 2-Input NOR Gate with Inverted C Input




Figure 4. 2-Input AND with Inverted C Input or 2-Input NOR Gate with Inverted A Input




Figure 5. 2-Input OR Gate or 2-Input NAND Gate with Both Inputs Inverted




Figure 6. 2-Input XOR Gate




Figure 7. Inverter




Figure 8. Buffer

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V_{CC}	Supply Voltage		-0.5	4.6	V
V_{IN}	DC Input Voltage		-0.5	4.6	V
$V_{OUT}^{(2)}$	DC Output Voltage		-0.5	4.6	V
I_{IK}	DC Input Diode Current	$V_{IN} < 0V$		-50	mA
I_{OK}	DC Output Diode Current	$V_{OUT} < 0V$		-50	mA
I_{OL}	DC Output Sink Current			+50	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current per Supply Pin			± 50	mA
T_{STG}	Storage Temperature Range		-65	+150	°C
T_J	Junction Temperature Under Bias			+150	°C
T_L	Junction Lead Temperature, Soldering 10s			+260	°C
P_D	Power Dissipation at +85°C	MicroPak™-6		130	mW
		MicroPak2™-6		120	
ESD	Human Body Model, JEDEC:JESD22-A114			5000	V
	Charged Device Model, JEDEC:JESD22-C101			2000	

Note:

2. I_O absolute maximum rating must be observed.

Recommended Operating Conditions⁽³⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Condition	Min.	Max.	Unit
V_{CC}	Supply Voltage		0.8	3.6	V
V_{IN}	Input Voltage		0	3.6	V
V_{OUT}	Output Voltage		0	3.6	V
I_{OL}	Output Current	$V_{CC}=3.0V$ to 3.6V		4.0	mA
		$V_{CC}=2.3V$ to 2.7V		3.1	
		$V_{CC}=1.65V$ to 1.95V		1.9	
		$V_{CC}=1.4V$ to 1.6V		1.7	
		$V_{CC}=1.1V$ to 1.3V		1.1	
		$V_{CC}=0.8V$		20.0	μA
T_A	Operating Temperature, Free Air		-40	+85	°C
θ_{JA}	Thermal Resistance	MicroPak™-6		500	°C/W
		MicroPak2™-6		560	

Note:

3. Unused inputs must be held HIGH or LOW. They may not float.


DC Electrical Characteristics

Symbol	Parameter	V_{CC}	Condition	$T_A=25^\circ C$		$T_A=-40 \text{ to } 85^\circ C$		Unit
				Min.	Max.	Min.	Max.	
V_P	Positive Threshold Voltage	0.80		0.30	0.60	0.30	0.60	V
		1.10		0.53	0.90	0.53	0.90	
		1.40		0.74	1.11	0.74	1.11	
		1.65		0.91	1.29	0.91	1.29	
		2.30		1.37	1.77	1.37	1.77	
		3.00		1.88	2.29	1.88	2.29	
V_N	Negative Threshold Voltage	0.80		0.10	0.60	0.10	0.60	V
		1.10		0.26	0.65	0.26	0.65	
		1.40		0.39	0.75	0.39	0.75	
		1.65		0.47	0.84	0.47	0.84	
		2.30		0.69	1.04	0.69	1.04	
		3.00		0.88	1.24	0.88	1.24	
V_H	Hysteresis Voltage	0.80		0.07	0.50	0.07	0.50	V
		1.10		0.08	0.46	0.08	0.46	
		1.40		0.18	0.56	0.18	0.56	
		1.65		0.27	0.66	0.27	0.66	
		2.30		0.53	0.92	0.53	0.92	
		3.00		0.79	1.31	0.79	1.31	
V_{OL}	LOW Level Output Voltage	$0.80 \leq V_{CC} \leq 3.60$	$I_{OL}=20 \mu A$		0.10		0.10	V
		$1.10 \leq V_{CC} \leq 1.30$	$I_{OL}=1.1 \text{ mA}$		$0.30 \times V_{CC}$		$0.30 \times V_{CC}$	
		$1.40 \leq V_{CC} \leq 1.60$	$I_{OL}=1.7 \text{ mA}$		0.31		0.37	
		$1.65 \leq V_{CC} \leq 1.95$	$I_{OL}=1.9 \text{ mA}$		0.31		0.35	
		$2.30 \leq V_{CC} \leq 2.70$	$I_{OL}=3.1 \text{ mA}$		0.44		0.45	
		$2.70 \leq V_{CC} \leq 3.60$	$I_{OL}=4.0 \text{ mA}$		0.44		0.45	
I_{IN}	Input Leakage Current	0V to 3.6 V	$0 \leq V_{IN} \leq 3.6 \text{ V}$		± 0.1		± 0.5	μA
I_{OFF}	Power Off Leakage Current	0V	$0 \leq (V_{IN}, V_O) \leq 3.6 \text{ V}$		0.2		0.6	μA
ΔI_{OFF}	Additional Power Off Leakage Current	0V to 0.2 V	$V_{IN} \text{ or } V_O = 0 \text{ V}$ to 3.6 V		0.2		0.6	μA
I_{CC}	Quiescent Supply Current	0.8V to 3.6 V	$V_{IN} - V_{CC} \text{ or } GND$		0.5		0.9	μA
			$V_{CC} \leq V_{IN} \leq 3.6 \text{ V}$				± 0.9	
ΔI_{CC}	Increase in I_{CC} per Input	3.3 V	$V_{IN}=V_{CC} - 0.6 \text{ V}$		40.0		50.0	μA

AC Electrical Characteristics

Symbol	Parameter	V _{CC}	Condition	T _A =25°C			T _A =-40 to 85°C		Unit
				Min.	Typ.	Max.	Min.	Max.	
t _{PZL} , t _{PLZ}	Propagation Delay	0.80	C _L =15 pF, R _U =R _D =5 KΩ V _I = 2 x (V _{CC}) (see Figure 9)		30				pF
		1.10 ≤ V _{CC} ≤ 1.30		1.0	10.1	18.9	1.0	19.9	
		1.40 ≤ V _{CC} ≤ 1.60		1.0	6.6	11.4	1.0	12.2	
		1.65 ≤ V _{CC} ≤ 1.95		1.0	6.3	8.7	1.0	9.7	
		2.30 ≤ V _{CC} ≤ 2.70		1.0	4.7	6.9	1.0	7.5	
		3.00 ≤ V _{CC} ≤ 3.60		1.0	4.6	6.8	1.0	7.4	
C _{IN}	Input Capacitance	0			0.8				pF
C _{OUT}	Output Capacitance	0			1.7				pF
C _{PD}	Power Dissipation Capacitance	0.80	V _{IN} =0V or V _{CC} , f=10 MHz		3.0				pF
		1.10 ≤ V _{CC} ≤ 1.30			3.1				
		1.40 ≤ V _{CC} ≤ 1.60			3.2				
		1.65 ≤ V _{CC} ≤ 1.95			3.4				
		2.30 ≤ V _{CC} ≤ 2.70			3.8				
		3.00 ≤ V _{CC} ≤ 3.60			4.4				

AC Loadings and Waveforms



Notes:

4. C_L includes load and stray capacitance.
5. Input PRR = 1.0 MHz, t_W = 500 ns.

Figure 9. AC Test Circuit





Figure 10. AC Waveforms

Symbol	V_{CC}					
	$3.3\text{ V} \pm 0.3\text{ V}$	$2.5\text{ V} \pm 0.2\text{ V}$	$1.8\text{ V} \pm 0.15\text{ V}$	$1.5\text{ V} \pm 0.10\text{ V}$	$1.2\text{ V} \pm 0.10\text{ V}$	0.8 V
V_{mi}	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$
V_x	$V_{OL} + 0.3\text{ V}$	$V_{OL} + 0.15\text{ V}$	$V_{OL} + 0.15\text{ V}$	$V_{OL} + 0.1\text{ V}$	$V_{OL} + 0.1\text{ V}$	$V_{OL} + 0.1\text{ V}$

Physical Dimensions



Notes:

1. CONFORMS TO JEDEC STANDARD M0-252 VARIATION UAAD
2. DIMENSIONS ARE IN MILLIMETERS
3. DRAWING CONFORMS TO ASME Y14.5M-1994
4. FILENAME AND REVISION: MAC06AREV4

PIN ONE IDENTIFIER IS 2X LENGTH OF ANY OTHER LINE IN THE MARK CODE LAYOUT.

Figure 11. 6-Lead MicroPak™ 1.0 x 1.45 mm, JEDEC MO-252

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
<http://www.fairchildsemi.com/packaging/>.

Tape and Reel Specifications

Please visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications:
http://www.fairchildsemi.com/products/logic/pdf/micropak_tr.pdf.

Package Designator	Tape Section	Cavity Number	Cavity Status	Cover Type Status
L6X	Leader (Start End)	125 (Typical)	Empty	Sealed
	Carrier	5000	Filled	Sealed
	Trailer (Hub End)	75 (Typical)	Empty	Sealed

Physical Dimensions




Figure 12.6-Lead, MicroPak2™, 1x1 mm Body, .35 mm Pitch

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
<http://www.fairchildsemi.com/packaging/>

Tape and Reel Specifications

Please visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications:
http://www.fairchildsemi.com/packaging/MicroPAK2_6L_tr.pdf

Package Designator	Tape Section	Cavity Number	Cavity Status	Cover Type Status
FHX	Leader (Start End)	125 (Typical)	Empty	Sealed
	Carrier	5000	Filled	Sealed
	Trailer (Hub End)	75 (Typical)	Empty	Sealed



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™	F-PFS™	PowerTrench®	The Power Franchise®
AccuPower™	FRFET®	PowerXS™	the power franchise
AX-CAP™*	Global Power Resource™	Programmable Active Droop™	TinyBoost™
BitSIC™	GreenBridge™	QFET®	TinyBuck™
Build it Now™	Green FPS™	QST™	TinyCalc™
CorePLUS™	Green FPS™ e-Series™	Quiet Series™	TinyLogic®
CorePOWER™	Gmax™	RapidConfigure™	TINYOPTO™
CROSSVOLT™	GTO™		TinyPower™
CTL™	IntelliMAX™	Saving our world, 1mW/W/kW at a time™	TinyPWM™
Current Transfer Logic™	ISOPLANAR™	SignalWise™	TinyWire™
DEUXPEED®	Making Small Speakers Sound Louder and Better™	SmartMax™	TranSiC™
Dual Cool™	MegaBuck™	SMART START™	TriFault Detect™
EcoSPARK®	MICROCOUPLER™	Solutions for Your Success™	TRUECURRENT®*
EfficientMax™	MicroFET™	SPM®	μSerDes™
ESBC™	MicroPak™	STEALTH™	
	MicroPak2™	SuperFET®	UHC®
Fairchild®	MillerDrive™	SuperSOT™-3	Ultra FRFET™
Fairchild Semiconductor®	MotionMax™	SuperSOT™-6	UniFET™
FACT Quiet Series™	mWSaver™	SuperSOT™-8	VCXTM
FACT®	OptoHi™	SupreMOS®	VisualMax™
FAST®	OPTOLOGIC®	SyncFET™	VoltagePlus™
FastvCore™	OPTOPLANAR®	Sync-Lock™	XSTM
FETBench™			
FlashWriter®*			
FPS™			

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I62