- **Micropower Operation . . . 1 μA/Channel**
- **Rail-to-Rail Input/Output**
- **Gain Bandwidth Product . . . 5.5 kHz**
- **Supply Voltage Range . . . 2.5 V to 12 V**
- **Specified Temperature Range**
  - **T_A = 0°C to 70°C . . . Commercial Grade**
  - **T_A = −40°C to 125°C . . . Industrial Grade**
- **Ultrasmall Packaging**
  - **5-Pin SOT-23 (TLV2241)**
  - **8-Pin MSOP (TLV2242)**
- **Universal OpAmp EVM**

Operational Amplifier

SUPPLY CURRENT
vs
SUPPLY VOLTAGE

description

The TLV224x family of single-supply operational amplifiers offers very low supply current of only 1 μA per channel.

The low supply current is coupled with extremely low input bias currents enabling them to be used with mega-Ω resistors making them ideal for portable, long active life, applications. DC accuracy is ensured with a low typical offset voltage as low as 600 μV, CMRR of 100 dB, and minimum open loop gain of 100 V/mV at 2.7 V.

The maximum recommended supply voltage is as high as 12 V and ensured operation down to 2.5 V, with electrical characteristics specified at 2.7 V, 5 V and 12 V. The 2.5-V operation makes it compatible with Li-Ion battery-powered systems and many micropower microcontrollers available today including TI's MSP430.

FAMILY PACKAGE TABLE

DEVICE	NO. OF Ch	PACKAGE TYPES					UNIVERSAL EVM
		PDIP	SOIC	SOT-23	TSSOP	MSOP	
TLV2241	1	8	8	5	—	—	Refer to the EVM Selection Guide (Lit# SLOU060)
TLV2242	2	8	8	—	—	8	
TLV2244	4	14	14	—	14	—	

SELECTION OF SINGLE SUPPLY OPERATIONAL AMPLIFIER PRODUCTS†

DEVICE	V_{DD} (V)	V_{IO} (mV)	BW (MHz)	SLEW RATE (V/μs)	I_{DD} (PER CHANNEL) (μA)	RAIL-TO-RAIL
TLV240x‡	2.5–16	0.390	0.005	0.002	0.880	I/O
TLV224x	2.5–12	0.600	0.005	0.002	1	I/O
TLV2211	2.7–10	0.450	0.065	0.025	13	O
TLV245x	2.7–6	0.020	0.22	0.110	23	I/O
TLV225x	2.7–8	0.200	0.2	0.12	35	O

† All specifications are typical values measured at 5 V.
‡ This device also offers 18-V reverse battery protection and 5-V over-the-rail operation on the inputs.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

TLV2241 AVAILABLE OPTIONS

T_A	V_{IO}max AT 25°C	PACKAGED DEVICES			
		SMALL OUTLINE† (D)	SOT-23‡ (DBV)	SYMBOLS	PLASTIC DIP (P)
0°C to 70°C	3000 µV	TLV2241CD	—	—	—
−40°C to 125°C		TLV2241ID	TLV2241IDBV	VBEI	TLV2241IP

† This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2241CDR).

‡ This package is available in a 250 piece mini-reel. To order this package, add a T suffix to the part number (e.g., TLV2241DBVT). This package is also available in a 3000 piece reel, add a R suffix to the part number (e.g., TLV2241DBVR).

TLV2242 AVAILABLE OPTIONS

T_A	V_{IO}max AT 25°C	PACKAGED DEVICES			
		SMALL OUTLINE† (D)	MSOP† (DGK)	SYMBOLS	PLASTIC DIP (P)
0°C to 70°C	3000 µV	TLV2242CD	—	—	—
−40°C to 125°C		TLV2242ID	TLV2242IDGK	xxTIALE	TLV2242IP

† This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2242CDR).

TLV2244 AVAILABLE OPTIONS

| T_A	V_{IO}max AT 25°C	PACKAGED DEVICES		
		SMALL OUTLINE† (D)	PLASTIC DIP (N)	TSSOP (PW)
0°C to 70°C	3000 µV	TLV2244CD	—	—
−40°C to 125°C		TLV2244ID	TLV2244IN	TLV2244IPW

† This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2244CDR).

TLV224x PACKAGE PINOUTS

TLV2241
DBV PACKAGE
(TOP VIEW)

TLV2241
D OR P PACKAGE
(TOP VIEW)

NC – No internal connection

TLV2242
D, DGK, OR P PACKAGE
(TOP VIEW)

TLV2244
D, N, OR PW PACKAGE
(TOP VIEW)

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1) . . . . 16.5 V
Differential input voltage, V_{ID} . . . . ± V_{CC}
Input current, I_I (any input) . . . . ±10 mA
Output current, I_O . . . . ±10 mA
Continuous total power dissipation . . . . See Dissipation Rating Table
Operating free-air temperature range, T_A: C suffix . . . . 0°C to 70°C
 I suffix . . . . −40°C to 125°C
Maximum junction temperature, T_J . . . . 150°C
Storage temperature range, T_{stg} . . . . −65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . 260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1:   All voltage values, except differential voltages, are with respect to GND

DISSIPATION RATING TABLE

PACKAGE	Θ_{JC} (°C/W)	Θ_{JA} (°C/W)	$T_A \leq 25$°C POWER RATING	$T_A = 125$°C POWER RATING
D (8)	38.3	176	710 mW	142 mW
D (14)	26.9	122.6	1022 mW	204.4 mW
DBV (5)	55	324.1	385 mW	77.1 mW
DGK (8)	54.2	259.9	481 mW	96.2 mW
N (14)	32	78	1600 mW	320.5 mW
P (8)	41	104	1200 mW	240.4 mW
PW (14)	29.3	173.6	720 mW	144 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V_{CC}	Single supply	2.5	12	V
	Split supply	±1.25	±6	
Common-mode input voltage range, V_{ICR}		0	V_{CC}	V
Operating free-air temperature, T_A	C-suffix	0	70	°C
	I-suffix	−40	125	

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 12 V (unless otherwise noted)‡

dc performance

PARAMETER		TEST CONDITIONS		T_A†	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$V_O = V_{CC}/2$ V, $V_{IC} = V_{CC}/2$ V, $R_S = 50$ Ω		25°C		600	3000	μV
				Full range			4500	
α_{VIO}	Offset voltage drift			25°C		3		μV/°C
CMRR	Common-mode rejection ratio	$V_{IC} = 0$ to V_{CC}, $R_S = 50$ Ω	$V_{CC} = 2.7$ V	25°C	55	100		dB
				Full range	50			
			$V_{CC} = 5$ V	25°C	60	100		
				Full range	53			
			$V_{CC} = 12$ V	25°C	60	100		
				Full range	55			
A_{VD}	Large-signal differential voltage amplification	$V_{CC} = 2.7$ V, $V_{O(pp)} = 1$ V, $R_L = 500$ kΩ		25°C	100	400		V/mV
				Full range	30			
		$V_{CC} = 5$ V, $V_{O(pp)} = 3$ V, $R_L = 500$ kΩ		25°C	250	1000		
				Full range	100			
		$V_{CC} = 12$ V, $V_{O(pp)} = 6$ V, $R_L = 500$ kΩ		25°C	700	1500		
				Full range	120			

† Full range is 0°C to 70°C for the C suffix and –40°C to 125°C for the I suffix. If not specified, full range is –40°C to 125°C.

input characteristics

PARAMETER		TEST CONDITIONS		T_A†	MIN	TYP	MAX	UNIT
I_{IO}	Input offset current	$V_O = V_{CC}/2$ V, $V_{IC} = V_{CC}/2$ V, $R_S = 50$ Ω		25°C		25	250	pA
			TLV224xC	Full range			300	
			TLV224xI				400	
I_{IB}	Input bias current			25°C		100	500	pA
			TLV224xC	Full range			550	
			TLV224xI				1000	
$r_{i(d)}$	Differential input resistance			25°C		300		MΩ
$C_{i(c)}$	Common-mode input capacitance	f = 100 kHz		25°C		3		pF

† Full range is 0°C to 70°C for the C suffix and –40°C to 125°C for the I suffix. If not specified, full range is –40°C to 125°C.
‡ Specifications at 5 V are ensured by design and device testing at 2.7 V and 12 V.

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 12 V (unless otherwise noted)‡ (continued)

output characteristics

PARAMETER		TEST CONDITIONS		T_A†	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$V_{IC} = V_{CC}/2,$ $I_{OH} = -2$ µA	V_{CC} = 2.7 V	25°C	2.65	2.68		V
				Full range	2.63			
			V_{CC} = 5 V	25°C	4.95	4.98		
				Full range	4.93			
			V_{CC} = 12 V	25°C	11.95	11.98		
				Full range	11.93			
		$V_{IC} = V_{CC}/2,$ $I_{OH} = -50$ µA	V_{CC} = 2.7 V	25°C	2.62	2.65		
				Full range	2.6			
			V_{CC} = 5 V	25°C	4.92	4.95		
				Full range	4.9			
			V_{CC} = 12 V	25°C	11.92	11.95		
				Full range	11.9			
V_{OL}	Low-level output voltage	$V_{IC} = V_{CC}/2,$ $I_{OL} = 2$ µA		25°C		90	150	mV
				Full range			180	
		$V_{IC} = V_{CC}/2,$ $I_{OL} = 50$ µA		25°C		180	230	
				Full range			260	
I_O	Output current	V_O = 0.5 V from rail		25°C		±200		µA

† Full range is 0°C to 70°C for the C suffix and −40°C to 125°C for the I suffix. If not specified, full range is −40°C to 125°C.

power supply

PARAMETER		TEST CONDITIONS		T_A†	MIN	TYP	MAX	UNIT
I_{CC}	Supply current (per channel)	$V_O = V_{CC}/2$	V_{CC} = 2.7 V or 5 V	25°C		980	1200	nA
				Full range			1500	
			V_{CC} = 12 V	25°C		1000	1250	
				Full range			1550	
PSRR	Power supply rejection ratio ($\Delta V_{CC}/\Delta V_{IO}$)	V_{CC} = 2.7 to 5 V, $V_{IC} = V_{CC}/2$ V, No load,		25°C	70	100		dB
			TLV224xC	Full range	65			
			TLV224xI		60			dB
		V_{CC} = 5 to 12 V, $V_{IC} = V_{CC}/2$ V, No load		25°C	70	100		dB
				Full range	70			

† Full range is 0°C to 70°C for the C suffix and −40°C to 125°C for the I suffix. If not specified, full range is −40°C to 125°C.
‡ Specifications at 5 V are ensured by design and device testing at 2.7 V and 12 V.

electrical characteristics at recommended operating conditions, V$_{CC}$ = 2.7, 5 V, and 12 V (unless otherwise noted)‡ (continued)

dynamic performance

PARAMETER		TEST CONDITIONS			T$_A$	MIN	TYP	MAX	UNIT
UGBW	Unity gain bandwidth	R$_L$ = 500 kΩ,		C$_L$ = 100 pF	25°C		5.5		kHz
SR	Slew rate at unity gain	V$_{O(pp)}$ = 0.8 V,	R$_L$ = 500 kΩ,	C$_L$ = 100 pF	25°C		2		V/ms
φM	Phase margin	R$_L$ = 500 kΩ,	C$_L$ = 100 pF		25°C		60		
	Gain margin						15		dB
t$_S$	Settling time	V$_{CC}$ = 2.7 or 5 V, V$_{(STEP)PP}$ = 1 V, C$_L$ = 100 pF, A$_V$ = −1, R$_L$ = 100 kΩ			0.1%	25°C		1.84		ms
		V$_{CC}$ = 12 V, V$_{(STEP)PP}$ = 1 V, C$_L$ = 100 pF, A$_V$ = −1, R$_L$ = 100 kΩ			0.1%			6.1		
					0.01%			32		

noise/distortion performance

PARAMETER		TEST CONDITIONS	T$_A$	MIN	TYP	MAX	UNIT
V$_n$	Equivalent input noise voltage	f = 10 Hz			800		nV/√Hz
		f = 100 Hz	25°C		500		
I$_n$	Equivalent input noise current	f = 100 Hz			8		fA/√Hz

‡ Specifications at 5 V are ensured by design and device testing at 2.7 V and 12 V.

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	vs Common-mode input voltage	1, 2, 3
I_{IB}	Input bias current	vs Free-air temperature	4, 6, 8
		vs Common-mode input voltage	5, 7, 9
I_{IO}	Input offset current	vs Free-air temperature	4, 6, 8
		vs Common-mode input voltage	5, 7, 9
CMRR	Common-mode rejection ratio	vs Frequency	10
V_{OH}	High-level output voltage	vs High-level output current	11, 13, 15
V_{OL}	Low-level output voltage	vs Low-level output current	12, 14, 16
$V_{O(PP)}$	Output voltage peak-to-peak	vs Frequency	17
Z_O	Output impedance	vs Frequency	18
I_{CC}	Supply current	vs Supply voltage	19
PSRR	Power supply rejection ratio	vs Frequency	20
A_{VD}	Differential voltage gain	vs Frequency	21
	Phase	vs Frequency	21
	Gain-bandwidth product	vs Supply voltage	22
SR	Slew rate	vs Free-air temperature	23
ϕ_m	Phase margin	vs Capacitive load	24
	Gain margin	vs Capacitive load	25
	Voltage noise over a 10 Second Period		26
	Large-signal voltage follower		27, 28, 29
	Small-signal voltage follower		30
	Large-signal inverting pulse response		31, 32, 33
	Small-signal inverting pulse response		34
	Crosstalk	vs Frequency	35

TYPICAL CHARACTERISTICS

INPUT OFFSET VOLTAGE
vs
**COMMON-MODE INPUT VOLTAGE**

Figure 1

INPUT OFFSET VOLTAGE
**vs**
COMMON-MODE INPUT VOLTAGE

Figure 2

INPUT OFFSET VOLTAGE
vs
**COMMON-MODE INPUT VOLTAGE**

Figure 3

**INPUT BIAS / OFFSET CURRENT**
vs
FREE-AIR TEMPERATURE

Figure 4

INPUT BIAS / OFFSET CURRENT
vs
COMMON MODE INPUT VOLTAGE

Figure 5

INPUT BIAS / OFFSET CURRENT
**vs**
FREE-AIR TEMPERATURE

Figure 6

INPUT BIAS / OFFSET CURRENT
vs
**COMMON-MODE INPUT VOLTAGE**

Figure 7

INPUT BIAS / OFFSET CURRENT
vs
FREE-AIR TEMPERATURE

Figure 8

**INPUT BIAS / OFFSET CURRENT**
vs
COMMON-MODE INPUT VOLTAGE

Figure 9

![Texas Instruments logo]

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

COMMON-MODE REJECTION RATIO
vs
FREQUENCY

Figure 10

HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT

Figure 11

LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT

Figure 12

HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT

Figure 13

LOW-LEVEL OUTPUT VOLTAGE
vs
**LOW-LEVEL OUTPUT CURRENT**


Figure 14

HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT

Figure 15

LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT

Figure 16

OUTPUT VOLTAGE
PEAK-TO-PEAK
vs
FREQUENCY

Figure 17

OUTPUT IMPEDANCE
vs
FREQUENCY

Figure 18

TEXAS
INSTRUMENTS

TYPICAL CHARACTERISTICS

SUPPLY CURRENT
vs
SUPPLY VOLTAGE

Figure 19

POWER SUPPLY REJECTION RATIO
vs
FREQUENCY

Figure 20

DIFFERENTIAL VOLTAGE GAIN AND PHASE
vs
FREQUENCY

Figure 21

GAIN BANDWIDTH PRODUCT
vs
SUPPLY VOLTAGE

Figure 22

SLEW RATE
vs
FREE-AIR TEMPERATURE

Figure 23

PHASE MARGIN
vs
CAPACITIVE LOAD

Figure 24

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS

GAIN MARGIN
vs
CAPACITIVE LOAD

Figure 25

VOLTAGE NOISE
OVER A 10 SECOND PERIOD

Figure 26

LARGE SIGNAL FOLLOWER
PULSE RESPONSE

Figure 27

LARGE SIGNAL FOLLOWER
PULSE RESPONSE

Figure 28

LARGE SIGNAL FOLLOWER
PULSE RESPONSE

Figure 29

SMALL SIGNAL FOLLOWER
PULSE RESPONSE

Figure 30

TEXAS
INSTRUMENTS

TYPICAL CHARACTERISTICS

**LARGE SIGNAL INVERTING
PULSE RESPONSE**

V_{CC} = 2.7 V
A_V = –1
R_L = 100 kΩ
C_L = 100 pF
T_A = 25°C

Figure 31

**LARGE SIGNAL INVERTING
PULSE RESPONSE**

V_{CC} = 5 V
A_V = –1
R_L = 100 kΩ
C_L = 100 pF
T_A = 25°C

Figure 32

**LARGE SIGNAL INVERTING
PULSE RESPONSE**

V_{CC} = 12 V
A_V = –1
R_L = 100 kΩ
C_L = 100 pF
T_A = 25°C

Figure 33

**SMALL SIGNAL INVERTING
PULSE RESPONSE**

V_{CC} = 2.7, 5,
& 12 V
A_V = –1
R_L = 100 kΩ
C_L = 100 pF
T_A = 25°C

Figure 34

**CROSSTALK
vs
FREQUENCY**

V_{CC} = 2.7,
5, & 12 V
All Channels
R_L = 100 kΩ
C_L = 100 pF
V_{IN} = 1 V_{PP}

V_{CC} = 12V

V_{CC} = 2.7, 5 V

Figure 35

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

APPLICATION INFORMATION

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:

$$V_{OO} = V_{IO}\left(1 + \left(\frac{R_F}{R_G}\right)\right) \pm I_{IB+} \, R_S \left(1 + \left(\frac{R_F}{R_G}\right)\right) \pm I_{IB-} \, R_F$$

Figure 36. Output Offset Voltage Model

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 37).

$$f_{-3dB} = \frac{1}{2\pi R1C1}$$

$$\frac{V_O}{V_I} = \left(1 + \frac{R_F}{R_G}\right)\left(\frac{1}{1 + sR1C1}\right)$$

Figure 37. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.

R1 = R2 = R
C1 = C2 = C
Q = Peaking Factor
(Butterworth Q = 0.707)

$$f_{-3dB} = \frac{1}{2\pi RC}$$

$$R_G = \frac{R_F}{\left(2 - \frac{1}{Q}\right)}$$

Figure 38. 2-Pole Low-Pass Sallen-Key Filter

TEXAS INSTRUMENTS

APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high performance of the TLV224x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.

- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.

- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.

- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.

- Surface-mount passive components—Using surface-mount passive components is recommended for high performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA}, the maximum power dissipation is shown in Figure 39 and is calculated by the following formula:

$$P_D = \left(\frac{T_{MAX} - T_A}{\theta_{JA}} \right)$$

Where:

P_D = Maximum power dissipation of THS224x IC (watts)
T_{MAX} = Absolute maximum junction temperature (150°C)
T_A = Free-ambient air temperature (°C)
θ_{JA} = $\theta_{JC} + \theta_{CA}$
  θ_{JC} = Thermal coefficient from junction to case
  θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 39. Maximum Power Dissipation vs Free-Air Temperature

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*™ Release 8, the model generation software used with Microsim *PSpice*™. The Boyle macromodel (see Note 2) and subcircuit in Figure 40 are generated using the TLV224x typical electrical and operating characteristics at T_A = 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits,* SC-9, 353 (1974).


```
.subckt 224X_5V–X  1 2 3 4 5
*
c1      11   12   9.8944E–12
c2      6    7    30.000E–12
cee     10   99   8.8738E–12
dc      5    53   dy
de      54   5    dy
dlp     90   91   dx
dln     92   90   dx
dp      4    3    dx
egnd    99   0    poly(2) (3,0) (4,0) 0 .5 .5
fb      7    99   poly(5) vb vc ve vlp vln 0 61.404E6 –1E3 1E3 61E6 –61E6
ga      6    0    11 12 1.0216E–6
gcm     0    6    10 99 10.216E–12
iee     10   4    dc 54.540E–9
ioff    0    6    dc 5e–12
hlim    90   0    vlim 1K
q1      11   2    13 qx1
q2      12   1    14 qx2
r2      6    9    100.00E3
```

```
rc1     3    11   978.81E3
rc2     3    12   978.81E3
re1     13   10   30.364E3
re2     14   10   30.364E3
ree     10   99   3.6670E9
ro1     8    5    10
ro2     7    99   10
rp      3    4    1.4183E6
vb      9    0    dc 0
vc      3    53   dc .88315
ve      54   4    dc .88315
vlim    7    8    dc 0
vlp     91   0    dc 540
vln     0    92   dc 540
.model  dx   D(Is=800.00E–18)
.model  dy   D(Is=800.00E–18 Rs=1m Cjo=10p)
.model  qx1  NPN(Is=800.00E–18 Bf=27.270E21)
.model  qx2  NPN(Is=800.0000E–18 Bf=27.270E21)
.ends
```

Figure 40. Boyle Macromodels and Subcircuit

PSpice and *Parts* are trademarks of MicroSim Corporation.

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2241ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2241I	Samples
TLV2241IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBEI	Samples
TLV2241IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBEI	Samples
TLV2241IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2241I	Samples
TLV2241IP	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2241I	Samples
TLV2242CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2242C	Samples
TLV2242CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2242C	Samples
TLV2242ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2242I	Samples
TLV2242IDGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ALE	Samples
TLV2242IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ALE	Samples
TLV2242IDGKRG4	LIFEBUY	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ALE	
TLV2242IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2242I	Samples
TLV2242IP	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2242I	Samples
TLV2244ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2244I	Samples
TLV2244IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2244I	Samples
TLV2244IPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2244I	Samples
TLV2244IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2244I	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2241IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV2241IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV2241IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2242CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2242IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2242IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2244IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2244IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2241IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV2241IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV2241IDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2242CDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2242IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2242IDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2244IDR	SOIC	D	14	2500	350.0	350.0	43.0
TLV2244IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

TUBE

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TLV2241ID	D	SOIC	8	75	505.46	6.76	3810	4
TLV2241ID	D	SOIC	8	75	507	8	3940	4.32
TLV2241IP	P	PDIP	8	50	506	13.97	11230	4.32
TLV2242CD	D	SOIC	8	75	505.46	6.76	3810	4
TLV2242CD	D	SOIC	8	75	507	8	3940	4.32
TLV2242ID	D	SOIC	8	75	507	8	3940	4.32
TLV2242ID	D	SOIC	8	75	505.46	6.76	3810	4
TLV2242IP	P	PDIP	8	50	506	13.97	11230	4.32
TLV2244ID	D	SOIC	14	50	505.46	6.76	3810	4
TLV2244IPW	PW	TSSOP	14	90	530	10.2	3600	3.5

PIN 1
INDEX AREA

3.0
2.6

1.75
1.45

B

A

1

5

2X 0.95

1.9

2

(0.1)

(0.15)

3.05
2.75

1.9

3

4

5X 0.5
0.3

⊕ 0.2 Ⓜ C A B

NOTE 5

C

△ 0.1 C

1.45
0.90

(1.1)

0.15 TYP
0.00

0.25

GAGE PLANE

0.22 TYP
0.08

8° TYP
0°

0.6 TYP
0.3

SEATING PLANE

4214839/G 03/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

PKG

5X (1.1)

1

5X (0.6)

2

2X (0.95)

3

(R0.05) TYP

5

SYMM

(1.9)

4

(2.6)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.07 MAX
ARROUND

NON SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.07 MIN
ARROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214839/G   03/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DBV0005A

SOT-23 - 1.45 mm max height

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/G   03/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

D (R−PDSO−G14)   PLASTIC SMALL OUTLINE

0.344 (8,75)
0.337 (8,55)
⟨C⟩

14   8

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80) ⟨D⟩

1   7

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)   0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−5/M   06/11

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
     ⟨C⟩   Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
               not exceed 0.006 (0,15) each side.
     ⟨D⟩   Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E.   Reference JEDEC MS−012 variation AB.

**TEXAS
INSTRUMENTS**
www.ti.com

PW (R−PDSO−G14)   PLASTIC SMALL OUTLINE

0,65

0,30
0,19

⊕ 0,10 Ⓜ

14   8

Ⓓ 4,50
   4,30

6,60
6,20

1   7

5,10
4,90

Ⓒ

0,15 NOM

Gage Plane

0°−8°

0,25

0,75
0,50

1,20 MAX

0,15
0,05

Seating Plane

⌂ 0,10

4040064−3/G 02/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B. This drawing is subject to change without notice.
         Ⓒ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
             not exceed 0,15 each side.
         Ⓓ Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
         E. Falls within JEDEC MO−153

PW (R−PDSO−G14)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

←─12x0,65

5,60

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

←─0,35

1,60

Example
Solder Mask Opening
(See Note E)

←─0,07
All Around

Stencil Openings
(Note D)

←─ 14x0,30

←─12x0,65

14x1,55

5,60

4211284−2/G   08/15

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Publication IPC−7351 is recommended for alternate designs.
         D.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
              contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E.   Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

D0008A

8X (.061)
[1.55]

1

8X (.024)
[0.6]

SYMM
₵

SEE
DETAILS

8

SYMM
₵

6X (.050)
[1.27]

4

(.213)
[5.4]

(R.002) TYP
[0.05]

5

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X

METAL

SOLDER MASK
OPENING

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

EXPOSED
METAL

EXPOSED
METAL

.0028 MAX
[0.07]
ALL AROUND

.0028 MIN
[0.07]
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214825/C   02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (.061)
[1.55]

SYMM
₵

1

8X (.024)
[0.6]

SYMM
₵

8

(R.002) TYP
[0.05]

6X (.050)
[1.27]

4

5

(.213)
[5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R−PDIP−T8)   PLASTIC DUAL−IN−LINE PACKAGE

0.400 (10,16)
―――――――――
0.355 (9,02)

8   5

0.260 (6,60)
―――――――――
0.240 (6,10)

1   4

0.070 (1,78)
―――――――――
0.045 (1,14)

0.045 (1,14)
―――――――――
0.030 (0,76)

0.020 (0,51) MIN

0.325 (8,26)
―――――――――
0.300 (7,62)

0.015 (0,38)

0.200 (5,08) MAX

Gauge Plane

Seating Plane

0.125 (3,18) MIN

0.010 (0,25) NOM

0.100 (2,54)

0.430 (10,92)
MAX

0.021 (0,53)
―――――――――
0.015 (0,38)

⊕ | 0.010 (0,25) Ⓜ

4040082/E 04/2010

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         C.   Falls within JEDEC MS−001 variation BA.

TEXAS
INSTRUMENTS
www.ti.com

DGK (S−PDSO−G8)   PLASTIC SMALL−OUTLINE PACKAGE

4073329/E 05/06

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C▷ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
         D▷ Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
         E.   Falls within JEDEC MO−187 variation AA, except interlead flash.

DGK (S-PDSO-G8)   PLASTIC SMALL OUTLINE PACKAGE

Example Board Layout

Example Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).
(See Note D)

(0,65)TYP.

8

5

PKG
₵

(4,4)

1

4

PKG
₵

8X(0,45)

(0,65)TYP.

8X(1,45)

PKG
₵

(4,4)

PKG
₵

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note E)

(0,45)

(1,45)

Pad Geometry
(See Note C)

(0,05)
All Around

4221236/A 11/13

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC-7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.