Am29116

A High-Performance 16-Bit Bipolar Microprocessor

PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- Optimized for High-Performance Controllers Excellent solution for applications requiring speed and bit-manipulation power.

Fast

Supports 100ns microcycle time/10MHz data rate for all instructions.

16-Bit Barrel Shifter

Contains a 16-bit Barrel Shifter which can shift or rotate a word up to 15 positions in a single instruction cycle.

 Immediate Instruction Capability May be used for storing constants in microcode or for configuring a second data port.

- Powerful Field Insertion/Extraction and Bit Manipulation Instructions
 - Rotate and Merge, Rotate and Compare and bit manipulation instructions provided for complex bit control.
- 32-Working Registers


Single port RAM may be configured to accept different source and destination addresses within single cycle.

52-Pin Hermetic DIP

GENERAL DESCRIPTION

The Am29116 is a microprogrammable 16-bit bipolar microprocessor whose architecture and instruction set is optimized for high performance peripheral controllers, like graphics controllers, disk controllers, communications controllers, front-end concentrators and modems. The device also performs well in microprogrammed processor applications, especially when combined with the Am29517 16 x 16 multiplier (65ns worst-case 16 x 16 multiply). In addition to its complete arithmetic and logic instruction set, the Am29116 instruction set contains functions particularly useful in controller applications; bit set, bit reset, bit test, rotate and merge, rotate and compare, and cyclic-redundancy-check (CRC) generation.

BLOCK DIAGRAM



Am29116 BASED HIGH PERFORMANCE PERIPHERAL CONTROLLER


02112C

RELATED PRODUCTS

OTHER LITERATURE


- An Intelligent Fast Disk Controller using the
- Am29116 Application Note.
 A Microprogrammed CPU Using the Am29116 Application Note.

CONNECTION DIAGRAM Top View




Note: Pin 1 is marked for orientation

METALLIZATION AND PAD LAYOUT



V_{CC} AND GROUND PIN CONNECTIONS




Notes: 1. All V_{CC} and all GND pins must be connected as shown. Offsets between any two V_{CC} pins or between any two GND pins should be avoided.

2. $C_1 = 1.0 \mu F$, $C_2 = C_3 = 0.01 \mu F$.

The C_1 , C_2 , and C_3 capacitors should be used to shunt low- and high-frequency noise from V_{CC} . Do not replace with one capacitor.

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).




Device type			
A High-Performance	16-Bit	Bipolar	Microprocessor

Valid Cor	nbinations
Am29116	DC, DCB, DMB LC, LMB XC, XM

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

			PIN DESCRIPTION
Pin No.	Name	1/0	Description
	Y ₀ -Y ₁₅	1/0	Data input/Output Lines. When OEy is HIGH, Y ₀ -Y ₁₅ are used as external data inputs which allow data to be directly loaded into the 16-bit data latch. Having OEy LOW allows the ALU data to be output on Y ₀ -Y ₁₅ .
36	DLE	- 1	Data Latch Enable. When DLE is HIGH, the 16-bit data latch is transparent and is latched when DLE is LOW.
43	ŌĒY	1	Output Enable. When OEy is HIGH, the 16-bit Y outputs are disabled (high-impedance); when OEy is LOW, the 16-bit Y outputs are enabled (HIGH or LOW).
	lo-l ₁₅	1	Sixteen Instruction Inputs. Used to select the operations to be performed in the Am29116. Also used as data inputs while performing immediate instructions.
19	IEN	I	Instruction Enable. With TEN LOW, data can be written into the RAM when the clock is LOW. The Accumulator can accept data during the LOW-HIGH transition of the clock. Having TEN LOW, the Status Register can be updated when SRE is LOW. With TEN HIGH, the conditional test output, CT, is disabled as a function of the instruction inputs. TEN should be LOW for the first half of the first cycle of an immediate instruction.
20	SRE		Status Register Enable. When SRE and IEN are both LOW, the Status Register is updated at the end of all instructions with the exception of NO-OP, Save Status, and Test Status. Having either SRE or IEN HIGH will inhibit the Status Register from changing.
18	СР	ı	Clock Pulse. The clock input to the Am29116. The RAM latch is transparent when the clock is HIGH. When the clock goes LOW, the RAM output is latched. Data is written into the RAM during the low period of the clock provided IEN is LOW and if the instruction being executed designates the RAM as the destination of operation. The Accumulator and Status Register will accept data on the LOW-HIGH transition of the clock if IEN is also LOW. The instruction latch becomes transparent when it exits an immediate instruction mode during a LOW-HIGH transition of the clock.
27, 26, 24, 23	T ₁ -T ₄	1/0	Input/Output Pin. Under the control of OE_T , the four lower status bits Z, C, N, OVR become outputs on T_1 - T_4 , respectively when OE_T goes HIGH. When OE_T is LOW, T_1 - T_4 are used as inputs to generate the CT output.
22	OET	ł	Output Enable. When OE _T is LOW, the 4-bit T outputs are disabled (high-impedance); when OE _T is HiGH, the 4-bit T outputs are enabled (HiGH or LOW).
21	СТ	0	Conditional Test. The condition code multiplexer selects one of the twelve condition code signals and places them on the CT output. A HIGH on the CT output indicates a passed condition and a LOW indicates a failed condition.



02112C

ARCHITECTURE OF THE Am29116

The Am29116 is a high-performance, microprogrammable 16-bit bipolar microprocessor.

As shown in the Block Diagram, Figure 1, the device consists of the following elements interconnected with 16-bit data paths.

- 32-Word by 16-Bit RAM
- Accumulator
- Data Latch
- Barrel Shifter
- ALU
- Priority Encoder
- Status Register
- Condition-Code Generator/Multiplexer
- Three-State Output Buffers
- Instruction Latch and Decoder

32-Word by 16-Bit RAM

The 32-Word by 16-Bit RAM is a single-port RAM with a 16-bit latch at its output. The latches are transparent when the clock input (CP) is HIGH and latched when the clock input is LOW. Data is written into the RAM while the clock is LOW if the IEN input is also LOW and if the instruction being executed defines the RAM as the destination of the operation. For byte instructions, only the lower eight RAM bits are written into; for word instructions, all 16 bits are written into. With the use of an external multiplexer on five of the instruction inputs, it is possible to select separate read and write addresses for the same instruction. This two-address operation is not allowed for immediate instructions.

Accumulator

The 16-bit Accumulator is an edge-triggered register. The Accumulator accepts data on the LOW-to-HIGH transition of the clock input if the IEN input is LOW and if the instruction being executed defines the Accumulator as the destination of the operation. For byte instructions, only the lower eight bits of the Accumulator are written into; for word instructions, all 16 bits are written into.

Data Latch

The 16-bit Data Latch holds the data input to the Am29116 on the bi-directional Y bus. The latch is transparent when the DLE input is HIGH and latched when the DLE input is LOW.

Barrel Shifter

A 16-bit Barrel Shifter is used as one of the ALU inputs. This permits rotating data from either the RAM, the Accumulator or the Data Latch up to 15 positions. In the word mode, the Barrel Shifter rotates a 16-bit word; in the byte mode, it rotates only the lower eight bits.

Arithmetic Logic Unit

The Am29116 contains a 16-bit ALU with full carry lookahead across all 16 bits in the arithmetic mode. The ALU is capable of operating on either one, two or three operands, depending upon the instruction being executed. It has the ability to execute all conventional one and two operand operations, such as pass, complement, two's complement, add, subtract, AND, NAND, OR, NOR, EXOR, and EX-NOR. In addition, the ALU can also execute three-operand instructions such as rotate and merge and rotate and compare with mask. All ALU operations can be performed on either a word or byte basis, byte operations being performed on the lower eight bits only.

The ALU produces three status outputs, C (carry), N (negative) and OVR (overflow). The appropriate flags are generated at

the byte or word level, depending upon whether the device is executing in the byte or word mode. The Z (zero) flag, although not generated by the ALU, detects zero at both the byte and word level.

The carry input to the ALU is generated by the Carry Multiplexer which can select an input of zero, one, or the stored carry bit from the Status Register, QC. Using QC as the carry input allows execution of multiprecision addition and subtractions.

Priority Encoder

The Priority Encoder produces a binary-weighted code to indicate the locations of the highest order ONE at its input. The input to the Priority Encoder is generated by the ALU which performs an AND operation on the operand to be prioritized and a mask. The mask determines which bit locations to eliminate from prioritization. In the word mode, if no bit is HIGH, the output is a binary zero. If bit 15 is HIGH, the output is a binary zero. If bit 15 is HIGH, the cutput is a binary two, etc. Finally, if only bit 0 is HIGH, a binary 16 is produced.

In the byte mode, bits 8 thru 15 do not participate. If none of bits 7 thru 0 are HIGH, the output is a binary zero. If bit 7 is HIGH a binary one is produced. Bit 6 produces a binary two, etc. Finally, if only bit 0 is HIGH, a binary 8 is produced.

Status Register

The Status Register holds the 8-bit status word. With the Status-Register Enable, (SRE) input LOW and the IEN input LOW, the Status Register is updated at the end of all instructions except NO-OP, Save-Status and Test-Status instructions. SRE going HIGH or IEN going HIGH inhibits the Status Register from changing.

The lower four bits of the Status Register contain the ALU status bits of Zero (Z), Carry, (C) Negative (N), and Overflow (OVR). The upper four bits contain a Link bit and three user-definable status bits (Flag 1, Flag 2, Flag 3).

With SRE LOW and IEN LOW, the lower four status bits are updated after each instruction except those mentioned above, NO-OP, Save Status, Status Test and the Status Set/Reset instruction for the upper four bits. Under the same conditions, the upper four status bits are changed only during their respective Status Set/Reset instructions and during Status Load instructions in the word mode. The Link-Status bit is also updated after each shift instruction.

The Status Register can be loaded from the internal Y-bus, and can also be selected as a source for the internal Y-bus. When the Status Register is loaded in the word mode, all 8-bits are updated; in the byte mode, only the lower 4 bits (Z, C, N, OVR) are updated.

When the Status Register is selected as a source in the word mode, all eight bits are loaded into the lower byte of the destination; the upper byte of the destination is loaded with all zeros. In the byte mode, the Status Register again loads into the lower byte of the destination, but the upper byte remains unchanged. This Store and Load combination allows saving the restoring the Status Register for interrupt and subroutine processing. The four lower status bits (Z, C, N, OVR) can be read directly via the bidirectional T bus. These four bits are available as outputs on the T_{1-4} outputs whenever OE_T is HIGH.

Condition-Code Generator/Multiplexer

The Condition-Code Generator/Multiplexer contains the logic necessary to develop the 12 condition-code test signals. The

multiplexer portion can select one of these test signals and place it on the CT output for use by the microprogram sequence. The multiplexer may be addressed in two different ways. One way is through the Test Instruction. This instruction specifies the test condition to be placed in the CT output, but does not allow an ALU operation at the same time. The second method uses the bidirectional T bus as an input. This requires extra bits in the microword, but provides the ability to simultaneously test and execute. The test instruction lines, $\rm l_{0-4}$, have priority over $\rm T_{1-4}$, for testing status.

Three-State Output Buffers

There are two sets of Three-State Output Buffers in the Am29116. One set controls the bidirectional, 16-bit Y bus. These outputs are enabled by placing a LOW on the OE input. A HIGH puts the Y outputs in the high-impedance state, allowing data to be input to the Data latch from an external source.

The second set of Three-State Output Buffers controls the bidirectional 4-bit T bus and is enabled by placing a HIGH on the OE_T input. This allows storing the four internal ALU status

bits (Z, C, N, OVR) externally. A LOW OE_T input forces the T outputs into the high-impedance state. External devices can then drive the T bus to select a test condition for the CT output.

Instruction Latch and Decoder

The 16-bit Instruction Latch is normally transparent to allow decoding of the Instruction Inputs by the Instruction Decoder into the internal control signals for the Am29116. All instructions except Immediate Instructions are executed in a single clock cycle.

Immediate instructions require two clock cycles for execution. During the first clock cycle, the Instruction Decoder recognizes that an Immediate Instruction is being specified and captures the data on the Instruction Inputs in the Instruction Latch. During the second clock cycle, the data on the Instruction Inputs is used as one of the operands for the function specified during the first clock cycle. At the end of the second clock cycle, the Instruction Latch is returned to its transparent state.

INSTRUCTION SET

The instruction set of the Am29116 is very powerful. In addition to the single and two operand logical and arithmetic instructions, the Am29116 instruction set contains functions particularly useful in controller applications: bit set, bit reset, bit test, rotate and merge, rotate and compare, and cyclic-redundancy-check (CRC) generation. Complex instructions like rotate and merge, rotate and compare, and prioritize are executed in a single microcycle.

Three data types are supported by the Am29116.

- Bit
- Byte
- Word (16-bit)

In the byte mode data is written into the lower half of the word and the upper half is unchanged. The special case is when the status register is specified as the destination. In the byte mode the LSH (OVR, N, C, Z) of the status register is updated and in the word mode all eight bits of the status register are updated. The status register does not change for save status and test status instructions. In the test status instructions the CT output has the result and the Y-bus is undefined.

The Am29116 Instruction Set can be divided into eleven types of instructions. These are:

- Single Operand
- Two Operand
- Single Bit Shift
 Rotate and Merge
- Bit Oriented
- Rotate by n Bits
- Rotate and Compare
- Prioritize
- Cyclic-Redundancy-Check
- Status
- No-Op

Each instruction type is arbitrarily divided into quadrants. Two of the sixteen instruction lines decode to four quadrants labelled from 0 to 3. The quadrants were defined mainly for convenience in classification of the instruction set and addressing modes and can be used together with the OP CODES to distinguish the instructions.

The following pages describe each of the instruction types in detail. Throughout the description \overline{OEy} is assumed to be LOW allowing ALU outputs on the Y-bus.

Table 1 illustrates operand source-destination combinations for each instruction type.

TABLE 1. OPERAND SOURCE DESTINATION COMBINATIONS

Instruction Type	Operand	Combination	ons (Note 1)
	Source	(R/S)	Destination
Single Operand	RAM (I AC E D(C D(S	CC OE) SE)	RAM ACC Y Bus Status ACC and Status
	Source (R)	Source (S)	Destination
Two Operand	RAM RAM D D ACC D	ACC I RAM ACC I	RAM ACC Y Bus Status ACC and Status
	Source	e (U)	Destination
Single Bit Shift	RA AC C	KM CC	RAM ACC Y Bus RAM ACC Y Bus
	Source	e (U)	Destination
Rotate n Bits	AC	M C C	RAM ACC Y Bus
	Source	(R/S)	Destination
Bit Oriented	AC	AM CC	RAM ACC Y Bus
	Rotated		Non-Rotated Source/
	Source (U)	Mask (S)	Destination (R)
Rotate and Merge	D D D ACC RAM	RAM ACC 	ACC ACC RAM RAM RAM ACC
Batta and	Rotated Source (U)	Mask (S)	Non-Rotated Source/ Destination (R)
Rotate and Compare	D D D RAM	I ACC	RAM RAM ACC

Instruction Type	Operano	1 Combination	ons (Note 1)
	Source (R)	Mask (S)	Destination
Prioritize (Note 3)	RAM	RAM	RAM
1 11011020 (140to 0)	ACC	ACC	ACC
	D	0	Y Bus
Cyclic	Data In	Destination	Polynomial
Redundancy Check	QLINK	RAM	ACC
No Operation		_	
		Bits Affect	ted
Set Reset Status		OVR, N, C LINK Flag1 Flag2 Flag3	s, Z
	Sou	irce	Destination
Store Status	Sta	tus	RAM ACC Y Bus
	Source (R)	Source (S)	Destination
Status Load	D ACC	ACC —	Status Status and ACC
	D	1	
	To	est Condition	n (CT)
		(N⊕OVR) N⊕OVP	
		Z OVR	
Test Status		Low	
, set Gialge		2 + C	
		2 + C	
		LINK	
		Flag 1	
		Flag 2 Flag 3	

Notes: 1. When there is no dividing line between the R&S OPERAND or SOURCE and DESTINATION, the two must be used as a given pair. But where there exists such a separation, any combination of them is possible.

In the SINGLE OPERAND INSTRUCTION, RAM cannot be used when both ACC and STATUS are designated as a DESTINATION.

^{3.} In the PRIORITIZE INSTRUCTION, OPERAND and MASK must be different sources.

SINGLE OPERAND INSTRUCTIONS

The Single Operand Instructions contain four indicators: byte or word mode, opcode, source and destination. They are further subdivided into two types. The first type uses RAM as a source or destination or both, and the second type does not use RAM as a source or destination. Both types have different instruction formats as shown below. Under the control of instruction inputs, the desired function is performed on the source and the result is either stored in the specified destination or placed on the Y-bus or both. For a special case where 8-bit to 16-bit conversion is needed, the Am29116 is capable of extending sign bit (D(SE)) or binary zero (D(0E)) over 16-bits in the word mode. The least significant four bits of the Status Register (OVR, N, C, Z) are affected by the function performed in this category. The most significant bits of status register (FLAG1, FLAG2, FLAG3, LINK) are not affected. The only limitation in this type is that the RAM cannot be used as a source when both ACC and the Status Register are specified as a destination.

SINGLE OPERAND FIELD DEFINITIONS

	15	14 13	12 9	8 5	4 0
SOR	B/W	Quad	Opcode	SRC-Dest	RAM Address
SONFI	B/W	Quad	Opcode	SRC	Dest

SINGLE OPERAND INSTRUCTION

	15	14 13	12 9			8 5				4 0		
instruction ¹	B/W ²	Quad ³		Орс	ode	1		R/S ⁴	Dest ⁴		RAM	Address
SOFI	0 = B 1 = W	10	1100 1101 1110 1111	MOVE COMP INC NEG	SRC Dest SRC Dest SRC + 1 Dest SRC + 1 Dest	0000 0010 0011 0100 0110 0111 1000 1001 1010	SORA SORY SORS SOAR SODR SOIR SOZR SOZER SOSER SORR		ACC Y Bus Status RAM RAM RAM RAM RAM RAM	11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Орс	ode			R/S ⁴			Des	tination
SONR	0 = B 1 = W	11	1100 1101 1110 1111	MOVE COMP INC NEG	SRC → Dest SRC → Dest SRC + 1 → Dest SRC + 1 → Dest	0100 0110 0111 1000 1001 1010	SOA SOD SOI SOZ SOZE SOSE	ACC D I 0 D(0E) D(SE)		00000 00001 00100 00101	NRY NRA NRS NRAS	Y Bus ACC Status ⁵ ACC, Status ⁵

- Notes: 1. The instruction mnemonic designates different instruction formats used in the Am29116. They are useful in assembly microcode with the System 29 AMDASMTM meta assembler.

 2. B = Byte Mode, W = Word Mode.

 - 3. See Instruction Set description.
 - 4. R = Source; S = Source; Dest = Destination.
 - 5. When status is destination
 - Status i ← Yi i = 0 to 3 (Byte mode) i = 0 to 7 (Word mode)

Y BUS AND STATUS - SINGLE OPERAND INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y — Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
SOR	MOVE	SRC → Dest	0 = B	Y ⊷ SRC	NC	NC	NC	NC	0	٥	0	U
SONR	COMP	SRC → Dest	1 = W	Y ⊷ SAC	NC	NC	NC	NC	0	U	0	U
	INC	SRC +1 → Dest	Ì	Y - SRC +1	NC	NC	NC	NC	U	כ	٥	U
	NEG	SRC +1 → Dest		Y - SRC +1	NC	NC	NC	NC	U	U	υ	U

SRC = Source U - Update NC - No Change 0 = Reset

1 = Set

TWO OPERAND INSTRUCTIONS

The Two Operand Instructions contain five indicators: byte or word mode, opcode, R source, S source, and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. The first type has two formats; the only difference is in the quadrant. Under the control of instruction inputs, the desired function is performed on the specified sources and the result is stored in the

specified destination or placed on the Y-bus or both. The least significant four bits of the status register (OVR, N, C, Z) are affected by the arithmetic functions performed and only the N and Z bits are affected by the logical functions performed. The OVR and C bits of the status register are forced to ZERO for logical functions. Add with carry and Subtract with carry instructions are useful for Multiprecision Add or Subtract.

TWO OPERAND FIELD DEFINITIONS

15 14 13 12 SRC-SRC TOR1 Quad Opcode RAM Address -Dest SRC-SRC TOR₂ **RAM Address** B/W Quad Opcode -Dest B/W Quad SRC-SRC TONR Opcode Dest

TWO OPERAND INSTRUCTIONS

Instruction	B/W	Quad			R ¹	S ¹	Dest ¹		Opcode		RAM Address	
TOR1	0 = B 1 = W	00	0000 0010 0011 1000 1010 1011 1110 11110	TORAA TORIA TODRA TORAY TORIY TODRY TORAR TORIR TODRR	RAM RAM D RAM RAM D RAM D	ACC I RAM ACC I RAM ACC I RAM	ACC ACC ACC Y Bus Y Bus Y Bus HAM RAM	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011	SUBR S minus R SUBRC ² S minus R with carry R minus S SUBSC ² R minus S ADDC R plus S ADDC R P P S EXOR R R S EXOR R R S EXOR R R S EXNOR R S S EXNOR R S S EXNOR R S S EXNOR R R S S S S S S S S S S S S S S S S S	00000	R00 RAM Reg 00	
Instruction	B/W	Quad		_	R ¹	S ¹	Dest ¹		Opcode		RAM Address	
TOR2	0 = B 1 = W	10	0001 0010 0101	TODAR TOAIR TODIR	D ACC D	ACC I	RAM RAM RAM	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1011	SUBR S minus R SUBRC ² S minus R with carry H minus S SUBSC ² R minus S with carry ADD R los S ADDC R los S NAND R s S NAND R s S SUBSC ³ R los S NAND R s S SUBSC ⁴ R los S NAND R s S SUBSC ⁴ R los S NAND R s S SUBSC ⁴ R los S S SUBSC ⁴ R los S SUBSC ⁴ R los S S S S S S S S S S S S S S S S S S S	11111	R31 RAM Reg 31	

Note 1: R = Source S = Source

Dest = Destination

Note 2: During subtraction the carry is interpreted as borrow.

TWO OPERAND INSTRUCTIONS

Instruction	B/W	Quad			R ¹	S ¹		Op	ocode		Destination
	0 = B 1 = W	11	0001 0010 0101	TODA TOAI TODI	D ACC D	ACC I	0000 0001	SUBR SUBRC	S minus R S minus R with carry	00000 00001 00100	NRY Y Bus NRA ACC NRS Status ²
	l		[_	-	0010	SUBS	R minus S	00101	NRAS ACC, Status
TONR							0011	SUBSC	R minus S with carry		
							0100	ADD	R plus S	l l	
							0101	ADDC	R plus S with carry		
	l	l '	ì				0110	AND		1	
							0111	NAND	R•S R•S		
							1000	EXOR	<u>R⊕\$</u>	ı	
							1001	NOR	R+S	1	
			!				1010	OR	<u>R + S</u>	1	
		l .	1				1011	EXNOR	R⊕S	- 1	

Notes 1: R = Source S = Source

2: When status is destination,
Status i... Yi i = 0 to 3 (Byte mode)
i... 20 to 7 (Word mode)
3: During subtraction the carry is interpreted as borrow.

Y BUS AND STATUS CONTENTS - TWO OPERAND INSTRUCTIONS

instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag 1	LINK	OVR	N	С	z
	SUBR	S minus R	0 = B	Y _← S+R+1	NC	NC	NC	NC	U	U	U	υ
	SUBRC	S minus R with carry	1 = w	Y - S + R + QC	NC	NC	NC	NC	U	υ	υ	υ
	SUBS	A minus S		Y-R+S+1	NC	NC	NC	NC	U	υ	υ	U
TOR1 TOR2	SUBSC	R minus S with carry		Y - R + Š + QC	NC	NC	NC	NC	U	U	U	U
TONR	ADD	R plus S		Y⊷R+S	NC	NC	NC	NC	U	U	v	υ
	ADDC	R plus S with carry		Y_R+S+QC	NC	NC	NC	NC	U	U	U	U
	AND	R⋅S		Y-R; AND S;	NC	NC	NC	NC	0	U	0	U
	NAND	R·S		Yi⊷Ri NAND Si	NC	NC	NC	NC	0	U	0	U
	EXOR	R⊕S		Yi ← Ri EXOR Si	NC	NC	NC	NC	0	υ	0	U
	NOR	R+S		Yi⊷Ri NOR Si	NC	NC	NC	NC	0	υ	0	U
	OR	R+S		Yi⊷Ri OR Si	NC	NC	NC	NC	0	U	0	U
	EXNOR	R⊕S		Yi ← Ri EXNOR Si	NC	NC	NC	NC	0	0	0	U

U = Update NC = No Change


0 = Reset

SINGLE BIT SHIFT INSTRUCTIONS

The Single Bit Shift Instructions contain four indicators: byte or word mode, direction and shift linkage, source and destination. They are further subdivided into two types. The first type uses RAM as the source and/or destination and the second type does not use RAM as source or destination. Under the control of the instruction inputs, the desired shift function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The direction and shift linkage indicator defines the direction of the shift (up or down) as well as what will be shifted into the vacant bit. On a shift-up instruction, the LSB may be loaded with ZERO. ONE.

or the Link-Status bit (QLINK). The MSB is loaded into the Link-Status bit as shown in Figure 2. On a shift-down instruction, the MSB may be loaded with ZERO, ONE, the contents of the Status Carry flip-flop, (QC), the Exclusive-OR of the Negative-Status bit and the Overflow-Status bit (QN \oplus QOVR) or the Link-Status bit. The LSB is loaded into the Link-Status bit as shown in Figure 3. The N and Z bits of the Status register are affected but the OVR and C bits are forced to ZERO. The Shift-Down with QN \oplus QOVR is useful for Two's Complement multiplication.

SINGLE BIT SHIFT FIELD DEFINITIONS:






Figure 2. Shift Up Function.




Figure 3. Shift Down Function.

SINGLE BIT SHIFT INSTRUCTIONS

SINGLE BIT SHIFT

instruction	B/W	Quad			U ¹	Dest ¹		Оре	code			RAM	Addres	8
SHFTR	0-B 1-W	10	0110 0111	SHAR	RAM D	RAM RAM	0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHONZ SHON1 SHONL SHONC SHONOV	Up Up Up Down Down Down Down	0 1 QLINK 0 1 QLINK QC QN⊕QOVR	11111	R00 R31	RAM Re	•
Instruction	B/W	Quad			U ¹			Оре	code			Des	tination	
SHFTNR	0-B 1-W	11	0110 0111	SHA SHD	ACC D		0000 0001 0010 0100 0101 0110 0111 1000	SHUPZ SHUP1 SHUPL SHDNZ SHDN1 SHDNL SHDNC SHDNOV	Up Up Up Down Down Down Down Down	0 1 QLINK 0 1 QLINK QC QN⊕QOVR	00000 00001	NRY NRA	Y Bus ACC	

U = Source Dest = Destination Note 1.

Y BUS AND STATUS - SINGLE BIT SHIFT INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
	SHUPZ SHUP1	Up 0 Up 1	1 – W	Y _i -SRC _{i-1} , i=1 to 15; Y ₀ -Shift Input	NC	NC	NC	SRC ₁₅	0	SRC ₁₄	0	U
SHR SHNR	SHUPL	Up QLINK	0 - B	Y _i -SRC _{i-1} , i=1 to 7; Y ₀ -Shift Input; Y ₈ -SRC ₇ , Y ₁ -SRC _{i-8} for i=9 to 15	NC	NC	NC	SRC7*	0	SAC ₆	0	U
	SHDNZ SHDN1	Down 0 Down 1	1 – W	Y _i -SRC _{i+1} , i=0 to 14; Y ₁₅ -Shift Input	NC	NC	NC	SRC ₀ .	0	Shift Input	o	U
	SHDNL SHDNC SHCNOV	Down QLINK Down QC Down QN@QOVR	0-B	Y _i -SRC _{i+1} , i=0 to 6; Y _i -SRC _{i-7} , i=8 to 14; Y _{7,15} -Shift Input	NC	NC	NC	SRC ₀ •	0	Shift Input	0	υ
SRC - Source							*Shifted	Output is	loaded	into the	QI	INK

SRC = Source
U = Update
NC = No Change
0 = Reset
1 = Set
i = 0 to 15 when not specified

BIT ORIENTED INSTRUCTIONS

The Bit Oriented Instructions contain four indicators: byte or word mode, operation, source/destination, and the bit position of the bit to be operated on (Bit 0 is the least significant bit). They are further subdivided into two types. The first type uses the RAM as both source and destination and has two kinds of formats which differ only by quadrant. The second type does not use the RAM as a source or a destination. Under the control of the instruction inputs, the desired function is performed on the specified source and the result is stored in the specified destination or placed on the Y-bus or both. The operations which can be performed are: Set Bit n which forces the nth bit to a ONE leaving other bits unchanged; Reset Bit n

which forces the nth bit to ZERO leaving the other bits unchanged; Test Bit n, which sets the ZERO Status Bit depending on the state of bit n leaving all the bits unchanged; Load 2ⁿ, which loads ONE in Bit position n and ZERO in all other bit positions; Load 2ⁿ which loads ZERO in bit position n and ONE in all other bit positions; increment by 2ⁿ, which adds 2ⁿ to the operand; and decrement by 2ⁿ which subtracts 2ⁿ from the operand. For all the Load, Set, Reset and Test instructions, the N and Z bits are affected and OVR and C bit of the Status register are forced to ZERO. For all arithmetic instructions the LSH (OVR, C, N, Z bits) of the Status register is affected.

BIT ORIENTED FIELD DEFINITIONS

	15	14 13	129	8 5	4 0
BOR1	B/W	Quad	2	Opcode	RAM Address
BOR2	B/W	Quad	n	Opcode	RAM Address
BONR	B/W	Quad	n	1100	Opcode

BIT ORIENTED INSTRUCTIONS

Instruction	B/W	Quad	n	Oi	pcode	RAM Address		
BOR1	0 = B 1 = W	11	0 to 15	1110 RSTNR	Set RAM, bit n Reset RAM, bit n Test RAM, bit n	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
instruction	B/W	Quad	n	O	pcode		RAM .	Address
BOR2	0 = B 1 = W	10	0 to 15	1101 LDC2NR 1110 A2NR	2 ⁿ → RAM 2 ⁿ → RAM RAM plus 2 ⁿ → RAM RAM minus 2 ⁿ → RAM	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad	n				Ор	code
BONFI	0=B 1=W	11	0 to 15	1100		00000 00001 00010 00100 00101 00111 00111 10000 10001 10100 10100 10110 10110	TSTNA RSTNA RSTNA A2NA S2NA LDC2NA LDC2NA TSTND RSTND SETND A2NDY S2NDY LS2NY LDC2NY	Test ACC, bit n Reset ACC, bit n Set ACC, bit n ACC plus 2 ⁿ _ ACC ACC minus 2 ⁿ _ ACC 2 ⁿ _ ACC 2 ⁿ _ ACC Test D, bit n Reset D, bit n Set D, bit n D plus 2 ⁿ _ Y BUS D minus 2 ⁿ _ Y Bus 2 ⁿ _ Y Bus 2 ⁿ _ Y Bus

BIT ORIENTED INSTRUCTIONS

Y BUS AND STATUS - BIT ORIENTED INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
BOR1	SETNA RSTNR	Set RAM Bit n Reset RAM, Bit n	0 = B 1 = W	Yi←RAMi for i≠n; Yn←1 Yi←RAMi for i≠n; Yn←0	NC NC	NC NC	NC NC	NC NC	0	20	0	0 U
	TSTNR	Test Ram, Bit n		Yi-0 for i≠n; Yn-SRCn	NC	NC	NC	NC	0	٥	0	U
	LD2NR	2 ⁿ →RAM		$Y_i = 0$ for $i \neq n$; $Y_n = 1$	NC	NC	NC	NC	0	υ	0	0
2020	LDC2NR	2 ⁿ → RAM		Y _i −1 for l≠n; Y _n −0	NC	NC	NC	NC	0	٦	0	0
BOR2	A2NFI	RAM + 2 ⁿ → RAM		Yi-RAM + 2 ⁿ	NC	NC	NC	NC	U	Ü	U	U
	S2NR	RAM 2 ⁿ → RAM		Yi-RAM - 2 ⁿ	NC	NC	NC	NC	U	υ	U	U
	TSTNA	Test ACC, Bit n		Y _i ←0 for i≠n; Y _n ←ACC _n	NC	NC	NC	NC	0	υ	0	U
SE	RSTNA	Reset ACC, Bit n		Y _i -ACC _i for i≠n; Y _n -0	NC	NC	NC	NC	0	V	0	U
	SETNA	Set ACC, Bit n		Y _i -ACC _i for i≠n; Y _n -1	NC	NC	NC	NC	0	U	0	0
	A2NA	ACC + 2 ⁿ → ACC		Yi-ACC+2n	NC	NC	NC	NC	U	U	U	u
	S2NA	ACC - 2 ⁿ → ACC		Yi-ACC-2 ⁿ	NC	NC	NC	NC	Ų	υ	U	U
	LD2NA	2 [⊓] →ACC		Y _i ← 0 for i ≠ n; Y _n ← 1	NC	NC	NC	NC	0	U	0	0
2010	LDC2NA	2ri → ACC		Yı-1 for i≠n; Y _n -0	NC	NC	NC	NC	0	U	0	0
BONR	TSTND	Test D, Bit n		Y _i ←0 for i≠n; Y _n ←D _n	NC	NC	NC	NC	0	υ	0	u
	RSTND	Reset D, Bit n*		$Y_i \leftarrow D_i$ for $i \neq n$; $Y_n \leftarrow 0$	NC	NC	NC	NC	0	۳	0	u
	SETND	Set D, Bit n*		Y _i ←D _i for i≠n; Y _n ←1	NC	NC	NC	NC	0	Ü	0	0
<u> </u>	A2NDY	D+2 ⁿ →Y Bus		Y - D + 2 ⁿ	NC	NC	NC	NC	υ	J	U	υ
	S2NDY	D-2 ⁿ -Y Bus		Y ← D − 2 ⁿ	NC	NC	NC	NC	U	U	U	U
<u> </u>	LD2NY	2 ⁿ → Y Bus		Y _i ←0 for i≠n; Y _n ←1	NC	NC	NC	NC	0	υ	0	0
	LDC2NY	2 ^ल → Y Bus		$Y_i \vdash 1$ for $i \neq n$; $Y_n \vdash 0$	NC	NC	NC	NC	0	υ	0	0

SRC = Source U = Update NC = No Change 0 = Reset i = 0 to 15 when not specified

^{*}Destination is not D Latch but Y Bus.

ROTATE BY n BITS INSTRUCTIONS

The Rotate by n Bits Instructions contain four indicators: byte or word mode, source, destination and the number of places the source is to be rotated. They are further subdivided into two types. The first type uses RAM as a source and/or a destination and the second type does not use RAM as a source or destination. The first type has two different formats and the only difference is in the quadrant. The second type has only one format as shown in the table. Under the control of instruction inputs, the n indicator specifies the number of bit positions the source is to be rotated up (0 to 15), and the result

is either stored in the specified destination or placed on the Y-bus or both. An example of this instruction is given in Figure 4. In the Word mode, all 16-bits are rotated up while in the Byte mode, only lower 8-bits (0-7) are rotated up. In the Word mode, a rotate up by n bits is equivalent to a rotate down by (16-n) bits. Similarly, in the Byte mode a rotate up by n bits is equivalent to a rotate down by (8-n) bits. The N and Z bits of the Status Register are affected and OVR and C bits are forced to ZERO.

EXAMPLE:	n = 4, Wor	d Mode		
Source	0001	0011	0111	1111
Destination	0011	0111	1111	0001
EXAMPLE: I	n = 4, Byte	Mode		
Source	0001	0011	0111	1111

0001

15 14 13 12 9 8 5 4

ROTR1 B/W Quad n SRC-Dest RAM Address

ROTATE BY n BITS FIELD DEFINITIONS

ROTR2 B/W Quad n SRC-Dest RAM Address

Figure 4. Rotate by n Example

0011

ROTNR B/W Quad n 1100 SRC-Dest

ROTATE BY n BITS INSTRUCTIONS

0111

1111

Instruction	B/W	Quad	n			U ¹	Dest ¹		RAM	Address	•
ROTR1	0 = B 1 = W	00	0 to 15	1100 1110 1111	RTRA RTRY RTRR	RAM RAM RAM	ACC Y Bus RAM	00000	R00 R31	RAM R	
Instruction	B/W	Quad	n			U ¹	Dest ¹		RAM	Addres	•
ROTR2	0 = B 1 = W	01	0 to 15	0000 0001	RTAR	ACC D	RAM RAM	00000	R00 R31	RAM R	
instruction	B/W	Quad	n							U ¹	Dest ¹
ROTNR	0 = B 1 = W	11	0 to 15	1100				11000 11001 11100 11101	RTDY RTDA RTAY RTAA	D D ACC ACC	Y Bus ACC Y Bus ACC

Note 1: U = Source Dest = Destination

Destination

Y BUS AND STATUS - ROTATE BY n BITS INSTRUCTIONS

Instruction	Op- code	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
ROTR1		1 – W	Y _i -SRC _{(i-n)mod16}	NC	NC	NC	NC	0	SRC 15-n	0	U
ROTR2 ROTNR		0 - B	Y _i ←SRC _{i+8} = SRC _{(i-n)mod8} for i = 0 to 7	NC	NC	NC	NC	0	SRC _{8-n}	0	U


SRC = Source U = No Change

0 = Reset

ROTATE AND MERGE INSTRUCTION

The Rotate and Merge Instructions contain five indicators: byte or word mode, rotated source, non-rotated source/ destination, mask and the number of bit positions a source is to be rotated. The function performed by the Rotate and Merge instruction is illustrated in Figure 5. The rotated source, U, is rotated up by the Barrel Shifter n places. The mask input then selects, on a bit by bit basis, the rotated U input or R

input. A ZERO in bit i of the mask will select the ith bit of the R input as the ith output bit, while ONE in bit i will select the ith rotated U input as the output bit. The output word is stored in the non-rotated operand location. The N and Z bits are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 6.



ROTATE AND MERGE FIELD DEFINITIONS:

EXAMPLE: n = 4, Word Mode

U	0011	0001	0101	0110
Rotated U	0001	0101	0110	0011
R	1010	1010	1010	1010
Mask (S)	0000	1111	0000	1111
Destination	1010	0101	1010	0011

Figure 6. Rotate and Merge Example.

Pro

Figure 5, Rotate and Merge Function.

ROTATE AND MERGE INSTRUCTION

Instruction	B/W	Quad	n	L		U ¹	R/Des	t ¹ S ¹		RAM A	Address
ROTM	0 = B 1 = W	01	0 to 15	0111 1000 1001 1010 1100 1110	MDAI MDAR MDRI MDRA MARI MRAI	D D D ACC RAM	ACC ACC RAM RAM RAM ACC	RAM I ACC	00000	R00 R31	RAM Reg 00 RAM Reg 31

Note 1. U = Rotated Source

R/Dest = Non-Rotated Source and Destination

S = Mask

Y BUS AND STATUS - ROTATED MERGE

									_		
Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	C	Z
ROTM		1=W	Y _i (Non Rot Op) _i - (mask) _i + (Rot Op) _{(i - n)mod 18} - (mask) _i	NC	NC	NC	NC	0	U	0	U
		0 = B	Y _i ← (Non Rot Op) _i · (mask) _i + (Rot Op) _{ii = nimod} s · (mask) _i	NC	NC	NC	NC	0	υ	٥	U

U = Update

NC = No Change


0 = Reset

ROTATE AND COMPARE INSTRUCTIONS

The Rotate and Compare Instructions contain five indicators: byte or word mode, rotated source, non-rotated source, mask, and the number of bit positions the rotated source is to be rotated up. Under the control of instruction inputs, the function performed by the Rotate and Compare instruction is illustrated in Figure 7. The rotated operand is rotated by the Barrel Shifter n places. The mask is inverted and ANDed on a bit-by-bit basis

with the output of the Barrel Shifter and R input. Thus, a ONE in the mask input eliminates that bit from the comparison. A ZERO allows the comparison. If the comparison passes, the Zero flag is set. If it fails, the Zero flag is reset. The N and Z bit are affected. The OVR and C bits of the Status register are forced to ZERO. An example of this instruction is given in Figure 8.

ROTATE AND COMPARE FIELD DEFINITIONS 9 (MARK) R 15 14 13 12 9 8 5 4 (



	15	14 13	129	8 5	4	0
ROTC	B/W	Quad	n	Rot Src- Non Rot Src- Mask	RAM Addre	ess

EXAMPLE: n = 4, Word Mode

U	0011	0001	0101	0110
U Rotated	0001	0101	0110	0011
R	0001	0101	1111	0000
Mask (S)	0000	0000	1111	1111
Z (status) = 1				

Figure 8. Rotate and Compare Examples.

PF000650

Figure 7. Rotate and Compare Function.

ROTATE AND COMPARE INSTRUCTIONS

Instruction	B/W	Quad	n			U ¹	R ¹	S ¹		RAM A	ddress
ROTC	0=B 1 = W	01	0 to 15	0010 0011 0100 0101	CDAI CDRI CDRA CRAI	D D D RAM	ACC RAM RAM ACC	I ACC	00000	R00 R31	RAM Reg 00 RAM Reg 31

Note 1. U = Rotated Source R = Non-Rotated Source S = Mask

Y BUS AND STATUS - ROTATE AND COMPARE

Instruction	Opcode	B/W	Y - Bus	Flag3	Fiag2	Flag1	LINK	OVR	N	С	Z
HOTC		1 = W	Y _i ← (Non Rot Op) _i · (mask) _i ⊕ (Rot Op) _{(i – n)mod 16} · (mask) _i	NC	NC	NC	NC	0	υ	0	U
HOIC		0 = B	Y; ← (Non Rot Op); (mask); ⊕ (Rot Op)(i – n)mod 8 · (mask);	NC	NC	NC	NC	0	υ	0	υ

U ~ Update

NC = No Change

0 = Reset

PRIORITIZE INSTRUCTION

The Prioritize Instructions contain four indicators: byte or word mode, operand source (R), mask source (S) and destination. They are further subdivided into two types. The function performed by the Prioritize instruction is shown in Figure 9. The R operand is ANDed with the complement of the Mask operand. A ZERO in the Mask operand allows the corresponding bit in the R operand to participate in the priority encoding function. A ONE in the Mask operand forces the corresponding bit in the R operand to a ZERO, eliminating it from participation in the priority encoding function.

The priority encoder accepts a 16-bit input and produces a 5-bit binary-weighted code indicating the bit position of the highest priority active bit. If none of the inputs are active, the output is ZERO. In the Word mode, if input bit 15 is active, the output is 1, etc. Figure 10 lists the output as a function of the highest-priority active-bit position in both the Word and Byte mode. The N and Z bits are affected and the OVR and C bits of the status register are forced to ZERO. The only limitation in this instruction is that the operand and the mask must be different sources.

PRIORITIZE INSTRUCTION FIELD DEFINITIONS




Figure 9. Prioritize Function.

15 14 13 12 98 RAM Address/ Quad Destination Source (R) Mask (S) RAM Address/ Quad Mask (S) Destination Source (R) RAM Address/ Quad Mask (S) Source (R) B/W Destination B/W Quad Source (R) Destination Mask (S)

WORD	MODE	BYTE I	MODE.
Highest Priority Active Bit	Encoder Output	Highest Priority Active Bit	Encoder Output
None	0	None	0
15	1	7	1
14	2	6	2
	•	•	•
1	15	1	7
0	16	0	8

*Bits 8 through 15 do not participate.

Figure 10.

PRIORITIZE INSTRUCTION

Instruction	B/W	Quad		Destination	on]	Source (F	3)	RAI	Addre	ss/Mask (S)
PRT1	0 = B 1 = W	10	1000 1010 1011	PRIA PR1Y PR1R	ACC Y Bus RAM	0111 1001	RPT1A PR1D	ACC D	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S	5)		Destination	on	RAM	Addres	s/Source (R)
PRT2	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	Acc 0 I	0000 0010	PR2A PR2Y	ACC Y Bus	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S	<u> </u>		Source (R)	R	AM Add	iress/Dest
PRT3	0 = B 1 = W	10	1000 1010 1011	PRA PRZ PRI	ACC 0 I	0011 0100 0110	PR3R PR3A PR3D	RAM ACC D	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
Instruction	B/W	Quad		Mask (S	5)		Source (l	R)		Desti	nation
PRTNA	0 = 8 1 = W	11	1000 1010 1011	PRA PRZ PRI	ACC 0	0100 0110	PRTA PRTD	ACC D	00000 00001	NRY NRA	Y Bus ACC

		ΥB	US AND STATUS - PRIORIT	IZE INS	TRUCT	ON					
Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	z
PRT1 PRT2		1 ~ W	Y _i CODE (SCR _n ·mask _n); Y _m 0; i=0 to 4 and n=0 to 15 m = 5 to 15	NC	NC	NC	NC	0	U	0	U
PRT3 PRTNR		0 = B	Y _i CODE (SCR _n ·mask _n); Y _m 0; i = 0 to 3 and n = 0 to 7 m = 4 to 15	NC	NC	NC	NC	0	v	0	U
SRC = Source U = Update	NC = 0 = R	No Change eset	1 = Set i = 0 to 15 when no	t specified							


CRC INSTRUCTION

The CRC (Cyclic-Redundancy-Check) Instructions contain one indicator: address of a RAM register to use as the check sum register. The CRC instruction provides a method for generation of the check bits in a CRC calculation. Two CRC instructions are provided – CRC Forward and CRC Reverse. The reason for providing two instructions is that CRC standards do not specify which data bit is to be transmitted first, the LSB or the MSB, but they do specify which check bit must be transmitted first. Figure 11 illustrates the method used to generate these check bits for the CRC Forward function and

Figure 12 illustrates method used for the 2CRC Reverse function. The ACC serves as a polynominal mask to define the generating polynomial while the RAM register holds the partial result and eventually the calculated check sum. The LINK-bit is used as the serial input. The serial input combines with the MSB of the check-sum register, according to the polynomial defined by the polynomial mask register. When the last input bit has been processed, the check-sum register contains the CRC check bits. The LINK, N and Z bits are affected and the OVR and C bits of the Status register are forced to ZERO.

CYCLIC-REDUNDANCY-CHECK DEFINITIONS:

	15	14 13	12 9	8 5	4 0
CRCF	1	Quad	0110	0011	RAM Address
			•		
CRCR	1	Quad	0110	1001	RAM Address



PF000320

CLINK CHECK SUM REGISTER (RAM) POLYNORIAL MASK (ACC) 15 BARREL SHIFTER N = 15 *This bit must be transmitted first.

CRC INSTRUCTION

Figure 12. CRC Reverse Function.

CYCLIC REDUNDANCY CHECK

netruction	B/W	Quad			RAM Address			
CRCF	1	10	0110	0011	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31	
truction	B/W	Quad				RAM Address		
CRCR	1	10	0110	1001	00000	R00 R31	RAM Reg 00 RAM Reg 31	

Y BUS AND STATUS - CYCLIC REDUNDANCY CHECK

Instruction	Opcode	B/W	Y - Bus	Flag3	Fiag2	Flag1	LINK	OVR	N	С	z
CRCF		1 - W	Y _i ~[(QLINK ⊕ RAM ₁₅)·ACC _i } ⊕ RAM _{i-1} for i = 15 to 1 Y ₀ ~[(QLINK ⊕ RAM ₁₅)·ACC ₀] ⊕ 0	NC	NC	NC	RAM ₁₅ *	0	υ	0	U
CRCR		1 - W	Yi-[(QLINK @ RAM ₀)·ACC ₁] @ RAM _{i+1} for i = 14 to 0 Y ₁₅ [(QLINK @ RAM ₀)·ACC ₁₅] @ 0	NC	NC	NC	RAM ₀ *	0	υ	Đ	υ

*QLINK is loaded with the shifted out bit from the checksum register.

U = Update
NC = No Change
0 = Reset
1 = Set
i = 0 to 15 when not specified

STATUS INSTRUCTIONS

Status Instructions – The Set Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register (Figure 13), are to be set (forced to a ONE).

7	6	5	4	_ 3	2	1	0
Flag3	Flag2	Flag1	LINK	OVR	N	С	z
						MADE	776

Figure 13. Status Byte.

The Reset Status Instruction contains a single indicator. This indicator specifies which bit or group of bits, contained in the status register, are to be reset (forced to ZERO).

The Store Status Instruction contains two indicators; byte/word and a second indicator that specifies the destination of the status register. The Store Status Instruction allows the status of the processor to be saved and restored later, which is an especially useful function for interrupt handling.

The status register is always stored in the lower byte of the RAM or the ACC register. Depending upon byte or word mode the upper byte is unchanged or loaded with all ZEROs respectively.

The Load Status instructions are included in the single operand and two operand instruction types.

The Test Status Instructions contain a single indicator which specifies which one of the 12 possible test conditions are to be placed on the Conditional-Test output. Besides the eight bits in the Status register (QZ, QC, QN, QOVR, QLINK, QFlag1, QFlag 2, and QFlag3), four logical functions (QN \oplus QOVR, QLN \oplus QOVR) + QZ, QZ + $\overline{\rm QC}$ and LOW may also be selected. These functions are useful in testing results of Two's Complement and unsigned number arithmetic operations. The status register may also be tested via the bidirectional T bus. The code used by instruction lines l_1 to l_4 as shown below. Instruction lines l_0 $_4$ have priority over T bus for testing the

status register on CT output. See the discussion on the status register for a full description.

T ₄	T ₃	T ₂	T ₁	ст
0	0	0	0	(N ⊕ OVR) + Z
0	0	0	1	N ⊕ OVR
0	0	1	0	Z
0	0	_ 1	1	OVR
0	1	0	0	LOW
0	1	0	1	С
0	1	1	0	Z + C
0	1	_ 1	1	N
1	0	0	0	LINK
1	0	0	1	Flag1
1	0	1	0	Flag2
1	0	1	1	Flag3

STATUS

15	14 13	12 9	8 5	4 0
0	Quad	1011	1010	Opcode
0	Quad	1010	1010	Opcode
B/W	Quad	0111	1010	RAM Address/Dest
B/W	Quad	0111	1010	Destination
	0 0 B/W	0 Quad 0 Quad B/W Quad	0 Quad 1011 0 Quad 1010 B/W Quad 0111	0 Quad 1010 1010 B/W Quad 0111 1010

STATUS INSTRUCTIONS

Instruction	B/W	Quad				C	Opcode
SETST	0	11	1011	1010	00011 00101 00110 01001 01010	SONCŽ SL SF1 SF2 SF3	Set OVR, N, C, Z Set LINK Set Flag1 Set Flag2 Set Flag3
Instruction	B/W	Quad				C	Opcode
RSTST	0	11	1011	1010	00011 00101 00110 01001 01010	RONCZ RL RF1 RF2 RF3	Reset OVR, N, C, Z Reset LINK Set Flag1 Set Flag2 Set Flag3
Instruction	B/W	Quad				RAM A	Address/Dest
SVSTR	0 = B 1 = W	10	0111	1010	00000 11111	R00 R31	RAM Reg 00 RAM Reg 31
						De	estination
SVSTNR	0 = B 1 = W	11	0111	1010	00000 00001	NRY NRA	Y Bus ACC

STATUS INSTRUCTIONS

instruction	B/W	Quad		_	Opcode (CT)			
Test	o	11	1001	1010	00000 00010 00100 00110 01100 01101 01100 01110 10000 10010 10100	TNOZ TNO TZ TOVR TLOW TC TZC TIZC TN TL TF1 TF2 TF3	Test (NeOVR) + Z Test NeOVR Test Z Test OVR Test LOW Test C Test Z + Č Test N Test LINK Test Flag1 Test Flag2 Test Flag3	

IEN · test status instruction has priority over T₁₋₄ instruction.

Y BUS AND STATUS - FOR STATUS INSTRUCTIONS

Instruction	Opcode	Description	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
	SONCZ	Set OVR, N, C, Z	0 = B	Y _i -1 for i=0 to 15	NC	NC	NC	NC	1	1	1	1
	SL	Set LINK	1		NC	NC	NC	1	NC	NC	NC	NC
SETST	SF1	Set Flag1	1		NC	NC	1	NC	NC	NC	NC	NC
	SF2	Set Flag2	1		NC	1	NC	NC	NC	NC	NC	NC
	SF3	Set Flag3	1		1	NC	NC	NC	NC	NC	NC	NC
	RONCZ	Reset OVR, N, C, Z	0 = 8	Yi-0 for := 0 to 15	NC	NC	NC	NC	Ö	0	0	0
	RL	Reset LINK	1		NC	NC	NC	0	NC	NC	NC	NC
RSTST	RF1	Reset Flag1]		NC	NC	0	NC	NC	NC	NC	NC
	RF2	Reset Flag2	1		NC	0	NC	NC	NC	NC	NC	NC
	RF3	Reset Flag3	1		0	NC	NC	NC	NC	NC	NC	NC
SVSTR SVSTNR		Save Status*	0 = B 1 = W	Y _i -Status for i-0 to 7; Y _i -0 for i=8 to 15	NC	NC	NC	NC	NC	NC	NC	NC
	TNOZ	Test (N⊕OVR) + Z	0 = B	**	NC	NC	NC	NC	NC	NC	NC	NC
	TNO	Test N⊕OVR	1		NC	NC	NC	NC	NC	NC	NC	NC
	TZ	Test Z	1		NC	NC	NC	NC	NC	NC	NC	NC
	TOVR	Test OVR	1		NC	NC	NC	NC	NC	NC	NC	NC
	TLOW	Test LOW	1		NC	NC	NC	NC	NC	NC	NC	NC
Test	TC	Test C			NC	NC	NC	NC	NC	NC	NC	NC
	TZC	Test Z + C	1		NC	NC	NC	NC	NC	NC	NC	NC
•	TN	Test N	1		NC	NC	NC	NC	NC	NC	NC	NC
	TL	Test LINK	1		NC	NC	NC	NC	NC	NC	NC	NC
	TF1	Test Flag1			NC	NC	NC	NC	NC	NC	NC	NC
	TF2	Test Flag2]		NC	NC	NC	NC	NC	NC	NC	NC
	TF3	Test Flag3	1		NC	NC	NC	NC	NC	NC	NC	NC

U = Update NC = No Change 0 = Reset 1 = Set i = 0 to 15 when not specified

^{*}In byte mode only the lower byte from the Y bus is loaded into the RAM or ACC and in word mode all 16-bits from the Y bus are loaded into the RAM or ACC.

[&]quot;"Y-Bus is Undefined.

NO-OP INSTRUCTION

The NO-OP instruction has a fixed 16-bit code. This instruction does not change any internal registers in the Am29116. It preserves the status register, RAM register and the ACC register.

NO OPERATION FIELD DEFINITION

NOOP

15 14 13 12 9 8

5 4 1010 00000 0

NO-OP INSTRUCTION

Instruction	B/W	Quad			
NOOP	0	11	1000	1010	00000

Y BUS AND STATUS - NO-OP INSTRUCTION

Instruction	Opcode	B/W	Y - Bus	Flag3	Flag2	Flag1	LINK	OVR	N	С	Z
NOOP		0 = B	•	NC	NC	NC	NC	NC	NC	NC	NC

SRC = Source

U = Update

NC = No Change

0 = Reset

1 = Set

i = 0 to 15 when not specified

*Y-Bus is undefined.

SUMMARY OF MNEMONICS

Instruction Type

ieti uctioni	Type
SOR	Single Operand RAM
SONR	Single Operand Non-RAM
TOR1	Two Operand RAM (Quad 0)
TOR2	Two Operand RAM (Quad 2)
TONR	Two Operand Non-RAM
SHFTR	Single Bit Shift RAM
SHFTNR	Single Bit Shift Non-RAM
ROTR1	Rotate n Bits RAM (Quad 0)
ROTR2	Rotate n Bits RAM (Quad 1)
ROTNR	Rotate n Bits Non-RAM
BOR1	Bit Oriented RAM (Quad 3)
BOR2	Bit Oriented RAM (Quad 2)
BONR	Bit Oriented Non-RAM
ROTM	Rotate and Merge
ROTC	Rotate and Compare
PRT1	Prioritize RAM, Type 1
PRT2	Prioritize RAM; Type 2

Prioritize Non-RAM CRCF Cyclic Redundancy Check Forward Cyclic Redundancy Check Reverse CRCR

Prioritize RAM; Type 3

NOOP No Operation SETST Set Status Reset Status RSTST Save Status RAM SVSTR SVSTNR Save Status Non-RAM

TEST **Test Status**

SOURCE AND DESTINATION

Single Operand

PRT3

PRTNR

SORA	Single Operand RAM to ACC
SORY	Single Operand RAM to Y Bus
SORS	Single Operand RAM to Status
SOAR	Single Operand ACC to RAM
SODR	Single Operand D to RAM
SOIR	Single Operand I to RAM
SOZR	Single Operand 0 to RAM
SOZER	Single Operand D(0E) to RAM
SOSER	Single Operand D(SE) to RAM
SORR	Single Operand RAM to RAM
SOA	Single Operand ACC
SOD	Single Operand D
SOI	Single Operand !
SOZ	Single Operand 0
SOZE	Single Operand D(0E)
SOSE	Single Operand D(SE)
NRY	Non-RAM Y Bus
NRA	Non-RAM ACC
NRS	Non-RAM Status
NRAS	Non-RAM ACC, Status

Two Operand

TORAA	Two Operand RAM, ACC to ACC
TORIA	Two Operand RAM, I to ACC
TODRA	Two Operand D, RAM to ACC
TORAY	Two Operand RAM, ACC to Y Bus
TORIY	Two Operand RAM, I to Y Bus
TODRY	Two Operand D, RAM to Y Bus
TORAR	Two Operand RAM, ACC to RAM
TORIR	Two Operand RAM, I to RAM
TODRA	Two Operand D, RAM to RAM
TODAR	Two Operand D, ACC to RAM
TOAIR	Two Operand ACC, I to RAM
TODIR	Two Operand D, I to RAM
TODA	Two Operand D, ACC
TOAI	Two Operand ACC, I
TODI	Two Operand D, I

Single Bit Shift

SHRR Shift RAM. Store in RAM Shift D, Store in RAM SHDR Shift ACC

SHA SHD Shift D

Rotate n Bits

RTRA Rotate RAM, Store in ACC RTRY Rotate RAM, Place on Y Bus RTRR Rotate RAM, Store in RAM Rotate ACC, Store in RAM RTAR RTDR Rotate D. Store in RAM RTDY Rotate D, Place on Y Bus RTDA Rotate D. Store in ACC RTAY Rotate ACC, Place on Y Bus Rotate ACC. Store in ACC RTAA

Rotate and Merge

MDAI Merge Disjoint Bits of D and ACC Using l as Mask and Store in ACC Merge Disjoint Bits of D and ACC Using **MDAR** RAM as Mask and Store in ACC MORI Merge Disjoint Bits of D and RAM Using

I as Mask and Store in RAM

Merge Disjoint Bits of D and RAM Using MDRA ACC as Mask and Store in RAM

MARI Merge Disjoint Bits of ACC and RAM

Using I as Mask and Store in RAM Merge Disjoint Bits of RAM and ACC

Using I as Mask and Store in ACC

Rotate and Compare

MRAI

Compare Unmasked Bits of D and ACC CDAI

Using I as Mask

Mnemonics copyright @ 1980 Advanced Micro Devices, Inc.

CDRI	Compare Unmasked Bits of D and RAM Using I as Mask	SHDNZ SHDN1	Shift Down Towards LSB with 0 Insert
CDRA	Compare Unmasked Bits of D and RAM	SHDNL	Shift Down Towards LSB with 1 Insert
	Using ACC as Mask		Shift Down Towards LSB with LINK Inse
CRAI	Compare Unmasked Bits of RAM and ACC	SHDNC	Shift Down Towards LSB with Carry Ins
O	Using I as Mask	SHUNOV	Shift Down Towards LSB with Sign EXC Overflow Insert
Prioritize		Loads	
PR1A	ACC as Destination for Prioritize Type 1	LD2NR	Load 2 ⁿ into RAM
PR1Y	Y Bus as Destination for Prioritize Type 1	LDC2NR	Load 2 ^T into RAM
PR1R	RAM as Destination for Prioritize Type 1	LD2NA	Load 2 ⁿ into ACC
PRT1A	ACC as Source for Prioritize Type 1		Load 2 ⁿ into ACC
PR1D	D as Source for Prioritize Type 1	LD2NY	Place 2 ⁿ on Y Bus
PR2A	ACC as Destination for Prioritize Type 2		Place 2 th on Y Bus
PR2Y	Y Bus as Destination for Prioritize Type 2	LDCZNY	Place 2" on 1 Bus
PR3R	RAM as Source for Prioritize Type 3	Bit Orlente	d
PR3A	ACC as Source for Prioritize Type 3	SETNR	Set RAM, Bit n
PR3D	D as Source for Prioritize Type 3	SETNA	Set ACC, Bit n
PRTA	ACC as source for Prioritize Type	SETND	Set D, Bit n
	Non-RAM	SONCZ	Set OVR, N, C, Z, in Status Register
PRTD	D as Source for Prioritize Type Non-RAM	SL	
PRA	ACC as Mask for Prioritize Type 2, 3,		Set LINK Bit in Status Register
	and Non-RAM	SF1	Set Flag1 Bit in Status Register
PRZ	Mask Equal to Zero for Prioritize Type	SF2	Set Flag2 Bit in Status Register
	2, 3, and Non-RAM	SF3	Set Flag3 Bit in Status Register
PRI	I as Mask for Prioritize Type 2, 3, and	RSTNR	Reset RAM, Bit n
	Non-RAM	RSTNA	Reset ACC, Bit n
OPCODE		RSTND	Reset D, Bit n
		RONCZ	Reset OVR, N, C, Z, in Status Register
Addition		RL	Reset LINK Bit in Status Register
ADD	Add without Carry	RF1	Reset Flag1 Bit in Status Register
ADDC	Add with Carry	RF2	Reset Flag2 Bit in Status Register
A2NA	Add 2 ⁿ to ACC	RF3	Reset Flag3 Bit in Status Register
A2NR	Add 2 ⁿ to RAM	TSTNR	Test RAM, Bit n
A2NDY	Add 2 ⁿ to D, Place on Y Bus	TSTNA	Test ACC, Bit n
Subtraction	1	TSTND	Test D, Bit n
SUBR	Subtract R from S without Carry	Arithmetic	Operations
SUBRC	Subtract R from S with Carry	MOVE	Move and Update Status
SUBS	Subtract S from R without Carry	COMP	Complement (1's Complement)
SUBSC	Subtract S from R with Carry	INC	Increment
S2NR	Subtract 2 ⁿ from RAM	NEG	Two's Complement
S2NA	Subtract 2 ⁿ from ACC	.120	o comprensit
S2NDY	Subtract 2 ⁿ from D, Place on Y Bus	Conditional	
		TNOZ	Test (N ⊕ OVR) + Z
Logical Op	erauons	TNO	Test N ⊕ OVR
AND	Boolean AND	TZ	Test Zero Bit
NAND	Boolean NAND	TOVR	Test Overflow Bit
EXOR	Boolean EXOR	TLOW	Test for LOW
NOR	Boolean NOR	TC	Test Carry Bit
OR	Boolean OR	TZC	Test Z + C̄
EXNOR	Boolean EXNOR	TN	Test Negative Bit
		TL	Test LINK Bit
SHIFTS		TF1	Test Flag1 Bit
SHUPZ	Shift Up Towards MSB with 0 Insert	TF2	Test Flag2 Bit
SHUP1	Shift Up Towards MSB with 1 Insert	TF3	Test Flag3 Bit
SHUPL	Shift Up Towards MSB with LINK Insert		ppyright © 1980
	· · · · · · · · · · · · · · · · · · ·	Advanced Mic	•

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
(Case) Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5V to +5.5V
DC Output Current, Into Outputs
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges define those limitative of the device is guaranteed	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Co	nditions (Note 2)	Min	Typ (Note 1)	Mex	Units
Vон	Output HIGH Voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL}	Y ₀₋₅ T ₁₋₄ CT	I _{OH} = -1.6mA/-1.2mA (COM'L/MIL)	2.4			Volts
VOL	Output LOW Voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL}	Y ₀₋₁₅ T ₁₋₄ CT	I _{OL} = 16mA/12mA (COM'L/MIL)		2	0.5	Volts
ViH	Guaranteed input Logical HIGH Voltage (Note 6)		All Inputs		20 *			Volts
VIL	Guaranteed Input Logical LOW Voltage (Note 6)		All Inputs	** 12.			0.8	Volts
Vi	Input Clamp Voltage	V _{CC} = MIN	All Inputs	IN THE 18m/		*	-1.5	Volts
ւ կլ	Input LOW Current	V _{CC} = MAX V _{IN} = 0.5 Volts (Note 4)	IEN SHE DU 15 0-4 15 CH 11-4 Y0-15				-0.50 -0.50 -1.00 -1.00 -0.50 -0.50 -0.50 -1.50 -0.55 -0.55	mA
hн	Input Huller Cumant	VCC = MAX ViN = 2.4 Volts (Note 4)	IEN SRE DLE 10-4 15-15 OET OEY CP T1-4 Y0-15				50 100 100 50 50 50 150 100	μΑ
t _i	Input HIGH Current	V _{CC} = MAX V _{IN} = 5.5 Volts	All Inputs				1.0	mA
lоzн	Off State (HIGH Impedance) Output Current	V _{CC} = MAX V _O = 2.4 Volts (Note 4)	T ₁₋₄ Y ₀₋₁₅				100	μА
10ZL	Off State (HIGH Impedance) Output Current	V _{CC} = MAX V _O = 0.5 Volts (Note 4)	T ₁₋₄ Y ₀₋₁₅				- 550	μΑ
los	Output Short Circuit Current	V _{CC} = MAX + 0.5 Volts V _O = 0.5 Volts (Note 3)			-30		-85	mA
_			COM'L	T _{AL} = 0 to 70°C (Note 7)			735	
lcc	Power Supply Current (Note 5)	V _{CC} = MAX		T _A = 70°C T _C = -55 to 125°C		\vdash	535	mA
~			MIL	(Note 7)			745	
			I	T _C = 125°C	I	1	485	l

- Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
 2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

 - Y₀₋₁₅, T₁₋₄ are three-state outputs internally connected to TTL inputs. Input characteristics are measured under conditions such that the outputs are in the OFF state.

 - Worst case I_{CC} is at minimum temperature.
 These input levels provide zero noise immunity and should be tested only in a static, noise-free environment.
 - 7. Cold start.

SWITCHING CHARACTERISTICS

GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

 $(T_A = 0 \text{ to} + 70^{\circ}\text{C}, V_{CC} = 4.75 \text{ to } 5.25\text{V}, C_1 = 50\text{pF})$

A. Combinational Delays (nsec)

		Outputs		
		Y0-15	T ₁₋₄	СТ
	I ₀₋₄ (ADDR)	79	84	-
	I _{0 - 15} (DATA)	79	84	-
	I _{0 - 15} (INSTR)	79	84	48
Input	DLE	58**	60	-
	T ₁₋₄	-	-	39
	CP	56	62	36
	Y0 - 15	62**	64*	-
	TEN	-	-	43

 $^{^{\}circ}Y_{0-15}$ must be stored in the Data Latch and is source disabled before the delay to Y_{0-15} as an output can be measured. $^{\circ}Guaranteed$ indirectly by other tests.

B. Enable/Disable Times (nsec) (C_L = 5pF for disable only)

		Enable		Disable	
From Input	To Output	tрzн	tpzL	tpHZ	tpLZ
ŌĒY	Y0-15	20	20	20	20
OE _T	T ₁₋₄	25	25	25	25

C. Clock and Pulse Requirements (nsec)

Input	Min Low Time	Min High Time
СР	20	30
DLE 🌉	新疆	15
EN T		

D. Setup and Hope in as asec

		High Trai			-to-High nsition	
input	With Respect to	Sup	Hold	Set-up	Hold	Comment
IO-4 (RAM ADDR)	GP A	1) 24	(th1) 0	-	-	Single ADDR (Source)
lo-4 (RAM ADDR) €	bot OW	(t ₈₂) 10	Do Not	Change	(t _{h7}) 0	Two ADDR (Destination)
10-5 (DATA)	CF	-	-	(t _{s8}) 65	(t _{h8}) 0	·
10-15 (INSTR)	CP CP	(t ₆₃) 38†	(th3) † 17	(t _{s9}) 65	(th9) 0	
IEN HIGH	CP	(t ₈₄) 10	-	-	(t _{h10}) 0	Disable
IEN LOW	CP	- (t ₈₅) 20	- (th5)† 0	(t ₈₁₁) 22 -	(th11)++ 0 -	Enable Immediate first cycle
SRE	CP	-	_	(t ₈₁₂) 17	(th12) 0	
Y	СР	-	-	(t ₈₁₃) 44	(t _{h13}) 0	
Υ	DLE	(t _{e6}) 10	(t _{h6}) 6	-	-	,
DLE	CP	-	-	(t ₈₁₄) 42	(t _{h14}) 0	

[†]Timing for immediate instruction for first cycle. †† Status register and accumulator destination only.

Notes on Testing

Incoming test procedures on this device should be carefull planned, taking into account the high complexity and power levels of the part. The following notes may be useful:

- Insure the part is adequately decoupled at the test head.
 Large changes in V_{CC} current as the device switches may cause erroneous function failure due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- Do not attempt to perform threshold tests at high speed.
 Following an input transition, ground current may change by as much as 400 mA in 5—8ns. Inductance in the ground

- cable may allow may allow the ground pin at the device to rise by 100s of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V_{1L} or V_{IH} until the noise has settled. AMD recommends using V_{IL} ≤ 0V and V_{IH} ≥ 3.0V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.

SWITCHING CHARACTERISTICS (Cont.)

GUARANTEED CHARACTERISTICS OVER MILITARY OPERATING RANGE

 $(T_C = -55 \text{ to} + 125^{\circ}\text{C}, V_{CC} = 4.5 \text{ to } 5.5\text{V}, C_L = 50\text{pF})$

A. Combinational Delays (nsec)

		Outputs		
		Y0 - 15	T ₁₋₄	СТ
	Io-4 (ADDR)	100	103	-
	10-15 (DATA)	100	103	
	10-15 (INSTR)	100	103	50
Input	DLE	68	70	-
	T ₁₋₄	_	-	46
	CP	70	73	43
	Y0 - 15	70	72	-
	TEN	-	-	50

B. Enable/Disable Times (nsec) (CL = 5pF for disable only)

		Enable		Disable	
From Input	To Output	tpzH	tezL	^t PHZ	teLz
ŌĒY	Y0 - 15	25	25	25	25
OET	T ₁₋₄	20-		30	30

equirements (nsec)

	Low Time	Min High Time
	25	50
D		20
IEN	26	_


and Hold Times (nsec)

OW.		High-to-Low Transition		Low-to-High Transition		
input 🖣	With Figure to	Set-up	Hold	Set-up	Hold	Comment
I ₀₋₄ (RAM ADDR)	СР	(t _{s1}) 24	(t _{h1}) 0	-	-	Single ADDR (Source)
I ₀₋₄ (RAM ADDR)	CP and TEN both LOW	(t ₈₂) 10	Do Not	Change	(t _{h?}) 0	Two ADDR (Destination)
lo-15 (DATA)	CP		-	(t ₈₈) 76	(the) 3	1
lo-15 (INSTR)	CP	(t _{s3})† 57	(th3)† 17	(t _{s9}) 76	(t _{h9}) 3	
IEN HIGH	CP	(t ₈₄) 10	-		(th10) 1	Disable
IEN LOW	СР	- (t ₈₅) 20	- (t _{h5})† 3	(t ₈₁₁) 28 -	(th11)†† 1 -	Enable Immediate first cycle
SAE	CP	-		(t _{s12}) 19	(th12) 0	
Y	CP	-	-	(t _{s13}) 50	(t _{h13}) 2	
Y	DLE	(t ₉₆) 11	(t _{h6}) 7	-	-	
DLE	CP	_	_	(t _{s14}) 50	(th14) 0	

 $^{^{\}circ}$ Y₀₋₁₅ must be stored in the Data Latch and its source, before the delay to Y₀₋₁₅ as an output can be measure $^{\circ}$ Guaranteed indirectly by other tests.

[†]Timing for immediate instruction for first cycle.
†† Status register and accumulator destination only.

Am29116 SINGLE ADDRESS ACCESS TIMING



If the is satisfied, this need not be satisfied.

DOUBLE ADDRESS ACCESS TIMING

