

## 74AC11181

# Arithmetic Logic Units/Function Generators

The 'AC11181 is an arithmetic logic unit (ALU)/function generator that has a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade outputs  $\overline{G}$  and  $\overline{P}$  for the four bits in the package. When used in conjunction with the 'AC11882 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The method of cascading 'AC11882 circuits with these ALUs to provide multilevel full carry look-ahead is illustrated under signal designations.

If high speed is not important, a ripple-carry input  $(C_n)$  and a ripple-carry output  $(C_{n+4})$  are available. However, the ripple carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

### Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

### FOR REFERENCE ONLY

TI0184--D3119, APRIL 1989--REVISED MARCH 1990

- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Full Look-Ahead for High-Speed Operations on Long Words
- Arithmetic Operating Modes:


Addition
Subtraction
Shift Operand A One Position
Magnitude Comparison
Plus Twelve Other Arithmetic Operations

 Logic Function Modes: Exclusive-OR

Comparator AND, NAND, OR, NOR

 Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


### logic symbol<sup>†</sup>




<sup>&</sup>lt;sup>1</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

### 54AC11181 ... JT PACKAGE 74AC11181 ... DW OR NT PACKAGE (TOP VIEW)



### 54AC11181 ... FK PACKAGE (TOP VIEW)




EPIC is a trademark of Texas Instruments Incorporated.

Texas VI

TI0184-D3119, APRIL 1989-REVISED MARCH 1990

### signal designations

In both Figures 1 and 2, the polarity indicators ( $\triangleright$ ) indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data and should be used with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'AC11181 and 'AC11881 together with the 'AC11882 can be used with the signal designation of either Figure 1 or Figure 2.



Pin numbers shown are for DW, JT, and NT packages.



D3119 APRIL 1989-REVISED MARCH 1990-TI0184

#### description

The 'AC11181 is an arithmetic logic unit (ALU)/function generator that has a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade outputs  $\overline{G}$  and  $\overline{P}$  for the four bits in the package. When used in conjunction with the 'AC11882 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The method of cascading 'AC11882 circuits with these ALUs to provide multilevel full carry look-ahead is illustrated under signal designations.

If high speed is not important, a ripple-carry input  $(C_n)$  and a ripple-carry output  $(C_{n+4})$  are available. However, the ripple carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The 'AC11181 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PACKAGE	PIN NUMBERS AND DESIGNATIONS															
DW, JT, or NT	25	26	27	28	19	20	23	24	11	10	5	4	1	14	12	13
FK	4	5	6	7	26	27	2	3	18	17	12	11	8	2	19	20
Active-low data (Table 1)	ĀЗ	Ã2	Ā1	ÃO	ĒЗ	<b>B</b> 2	∄1	Бo	F3	F2	F1	₹o	Cn	Cn + 4	Þ	G
Active-high data (Table 2)	АЗ	A2	A1	A0	B3	B2	B1	B0	F3	F2	F1	FO	Čn	č <sub>n+4</sub>	x	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A - B - 1, which requires an end-around or forced carry to provide A - B.

The 'AC11181 can also be used as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). When performing this comparison, the ALU must be in the subtract mode with  $C_n=H$ . The A = B output is open drain so that it can be wired-AND connected to give a comparison for more than four bits. The carry output ( $C_{n+4}$ ) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select input S3. S2, S1, S0 at L, H, H, L, respectively.

INPUT Cn	OUTPUT Cn + 4	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
Н	н	A ⊬ B	A · B
н	L	A · B	A ≻ B
L	н	A · B	A < B
L	L	A · B	A · B

These circuits have been designed not only to incorporate all of the designer's requirements for arithmetic operations but also to provide 16 possible functions of two Boolean variables without using external circuitry. These logic functions are selected using the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR and OR functions.

TI0184-D3119, APRIL 1989-REVISED MARCH 1990

### TABLE 1

					ACTIVE-LOW D	ATA
	SELEC	CTION		M = H	M = L; ARITHA	METIC OPERATIONS
<b>S</b> 3	\$2	S1	S0	LOGIC FUNCTIONS	C <sub>n</sub> = L (no carry)	C <sub>n</sub> = H (with carry)
L	L	L	L	F = Ā	F = A MINUS 1	F = A
L	L	L	Н	F≈ĀB	F = AB MINUS 1	F ≔ AB
L	L	н	L	F≈Ã+B	F = AB MINUS 1	F = A9
L	L	н	н	F ≈ 1	F = MINUS 1 (2's COMP)	F = ZERO
L	н	L	L	F≈A+B	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
L	н	L	н	F≕B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
L	н	н	L	F = A # B	F = A MINUS B MINUS 1	F ∞ A MINUSB
L	н	н	Н	F≔A+B	$F = A + \overline{B}$	F = (A + B̄) PLUS 1
Н	L	L	Ļ	F ≈ ĀB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
н	L	L	Н	F≈A⊕B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	н	L	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
н	L	н	Н	F = A + B	F = (A + B)	F = (A + B) PLUS 1
н	н	L	L	F = 0	F = A PLUS A†	F = A PLUS A PLUS 1
Н	н	L	Н	F ⊸ AB	F = AB PLUS A	F = AB PLUS A PLUS 1
н	н	н	Ł	F = AB	F = AB PLUS A	F AB PLUS A PLUS 1
Н	н	н	н	F = A	F = A	F = A PLUS 1


### TABLE 2

					ACTIVE-HIGH D	ATA
	SELEC	CTION		M = H	M = L; ARITHA	NETIC OPERATIONS
<b>S</b> 3	S2	S1	S0	LOGIC FUNCTIONS	C <sub>n</sub> = H (no carry)	C <sub>n</sub> = L (with carry)
L	L	L	L	F = Ā	F - A	F = A PLUS 1
L	L	L	н	F = A + B	F ≈ A + B	F = (A + B) PLUS 1
L	L	н	L	F = AB	F ~ A + B	F = (A + B̄) PLUS 1
L	L	н	Н	F = 0	F = MINUS 1 (2's COMP)	F = ZERO
L	н	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1
L	н	L	Н	F = 15	F (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
L	н	н	L	F-ABB	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	н	F≂AB	F = AB MINUS 1	F = AB
н	L	L	Ł	F · Ā + B	F = A PLUS AB	F = A PLUS AB PLUS 1
н	L	L	н	F = A B	F = A PLUS B	F = A PLUS B PLUS 1
н	L	H	L	F = B	F (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
Н	L	н	н	F = AB	F = AB MINUS 1	F = AB
н	н	L	ι	F = 1	F = A PLUS A†	F = A PLUS A PLUS 1
Н	н	L	н	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
н	н	н	L	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
н	н	н	Н	F = A	F = A MINUS 1	F = A

<sup>†</sup> Each bit is shifted to the next more significant position.

D3119, APRIL 1989—REVISED MARCH 1990—TI0184

### logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.



TI0184-D3119, APRIL 1989-REVISED MARCH 1990

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, VCC	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	~0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	± 20 mA
Output clamp current, IOK (VO < 0 or VO > VCC)	± 50 mA
Continuous output current, IO ( $VO = 0$ to $VCC$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND pins	± 200 mA
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

				54	AC1118	11	74	AC1118	91	
				MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	<del></del>		3	5	5.5	3	5	5.5	٧
			VCC = 3 V	2.1			2.1			
VιΗ	High-level input voltage		V <sub>CC</sub> = 4.5 V	3.15			3.15			V
			V <sub>CC</sub> = 5.5 V	3.85			3.85			
			VCC = 3 V			0.9			0.9	
VIL	Low-level input voltage		V <sub>CC</sub> = 4.5 V			1.35			1.35	V
			VCC = 5.5 V			1.65			1.65	
V <sub>I</sub>	Input voltage			0		VCC	0		VCC	٧
Vo	Output voltage			0		Vcc	0		Vcc	V
			VCC = 3 V			4			- 4	
ЮН	High-level output current	All outputs except A = B	VCC - 4.5 V			- 24			- 24	mA
		1	VCC - 5.5 V			- 24			- 24	
			VCC 3 V			12			12	
IOL	Low-level output current		VCC 4.5 V			24			24	mA
			VCC - 5.5 V			24			24	
Δt/Δν	Input transition rise or fall rate			0		10	0		10	ns/V
TA	Operating free-air temperatu	re		55		125	- 40		85	°C

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

D3119, APRIL 1989-REVISED MARCH 1990-TI0184

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

0.04145755		7707 004101710410	T	T,	A = 25°C	;	54AC	11521	74AC1	UNIT	
Р	ARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNI
			3 V	2.9			2.9		2.9		
		IOH · 50 μA	4.5 V	4.4			4.4		4.4		
			5.5 V	5.4			5.4		5.4		
	Any output	IOH = 4 mA	3 V	2.58			2.4		2.48		
νон	except A = B		4.5 V	3.94			3.7		3.8		٧
		IOH = -24 mA	5.5 V	4.94			4.7		4.8		
		I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85				
		IOH = 75 mA†	5.5 V						3.85		
14	A = B	V <sub>CC</sub> = 5.5 V,				0.5		10		5	μА
ЮН	A-8	Vo = Vcc	J	L		0.5		. 10		3	μΑ
			3 V	1		0.1		0.1		0.1	
		i <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	
			5.5 V			0.1		0.1		0.1	
v		IOL = 12 mA	3 V			0.36		0.5		0.44	v
VOL		1	4.5 V			0.36		0.5		0.44	٧
		IOL = 24 mA	5.5 V			0.36		0.5		0.44	
		IOL = 50 mA†	5.5 V					1.65			
		IOL = 75 mA†	5.5 V							1.65	
lj		VI VCC or GND	5.5 V			± 0.1		± 1		± 1	μΑ
lcc		V <sub>I</sub> ⇒ V <sub>CC</sub> or GND, I <sub>O</sub> ≈ 0	5.5 V			8		160		80	μΑ
Ci		V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5						ρF
Co	A = B	VO = VCC or GND	5 V		11						pF

<sup>†</sup> Not more than one output should be tested at a time and the duration of the test should not exceed 10 ms.

TI0184---D3119, APRIL 1989---REVISED MARCH 1990

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 3)

SUM mode: M = S1 = S2 = 0 V, S0 = S3 = 4.5 V

	FROM	FROM TO			C	54AC	11181	74AC		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH			1.5	10.5	14.9	1.5	16.6	1.5	15.6	
tPHL	Cn	Cn+4	1.5	8.1	11.6	1.5	16.8	1.5	15.1	ns
tPLH	T		1.5	13	18.5	1.5	21.1	1.5	19.7	
tPHL	Any Ā	C <sub>n+4</sub>	1.5	13.7	17.7	1.5	21.1	1.5	20.1	ns
tPLH .	4 E		1.5	14.4	19.4	1.5	21.9	1.5	21.2	
tPHL	Any B	Cn+4	1.5	13.5	17.6	1.5	21	1.5	19.8	ns
tPLH		. =	1.5	13.2	21	1.5	24	1.5	22.4	
tPHL	Cn	Any ₹	1.5	10.7	16.5	1.5	19.1	1.5	17.7	ns
tPLH	. 7	<b>T</b>	1.5	14.2	19.6	1.5	21.7	1.5	21.3	-,
tPHL	Any Ā	ত্র	1.5	10.9	14.5	1.5	20.4	1.5	18.7	ns
1PLH	. *	*	1.5	13.8	19.2	1.5	21.5	1.5	20.8	
tpHL	Any B	G	1.5	11.6	14.7	1.5	20.1	1.5	17.1	ns
tPLH	4. 7	P	1.5	12.6	15.9	1.5	19.1	1.5	17.6	
tPHL	Any ⊼	"	1.5	9.6	12.3	1.5	14.4	1.5	13.3	ns
tPLH	۸	Þ	1.5	12.4	15.7	1.5	18.7	1.5	17.2	
tPHL	Any B	۲	1.5	10.2	13.2	1.5	15.6	1.5	14.4	ns
tPLH .	Āi	Fi	1.5	14.4	18.4	1.5	21	1.5	19.7	
tPHL	Ai	1	1.5	11.8	14.6	1.5	17.7	1.5	16.2	ns
tPLH	=	=.	1.5	13.7	17.7	1.5	21.2	1.5	19.4	
tPHL	Bi	Fi	1.5	12.7	15.4	1.5	18.9	1.5	17.1	ns
tPLH .	Τ.	A F F:	1.5	16.2	21.7	1.5	25.6	1.5	23.7	
tPHL	Āi	Any F except Fi	1.5	13.9	18.4	1.5	22.6	1.5	20.7	ns
tPLH .	Bi	A F F:	1.5	16	21.5	1.5	25.6	1.5	23.6	
1PHL	ы	Any F except Fi	1.5	14.4	19.1	1.5	22.9	1.5	21.1	ns

mode switching; S1 = S2 = 0 V, S0 = S3 = 4.5 V

	FROM		T	TA = 25°C			11181	74AC		
PARAMETER	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>†</sup> PLH		1.5 10.3		13.2	1.5	15.7	1.5	14.5		
tPHL	M	Any F	1.5	9.2	11.2	1.5	13.6	1.5	12.2	ns
†PLH		A = B	1.5	16.6	20.7	1.5	22.3	1.5	21.6	
tpHL	M		1.5	12.2	14.8	1.5	19.4	1.5	17.1	ns

D3119, APRIL 1989—REVISED MARCH 1990—Ti0184

switching characteristics over recommended operating free-air temperature range,  $V_{CC}=3.3~V~\pm~0.3~V$  (unless otherwise noted) (see Figure 3)

 $\overline{\text{DIFF}}$  mode; M = S0 = S3 = 0 V, S1 = S2 = 4.5 V

	FROM	то	T	= 25°	С	54AC	11181	74AC		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tplH			1.5	10.5	14.9	1.5	16.6	1.5	15.6	
tPHL	Cu	C <sub>n</sub> + 4	1.5	8.1	11.6	1.5	16.8	1.5	15.1	ns
t <sub>PLH</sub>	Any Ā		1.5	13.5	18.7	1.5	21.2	1.5	19.9	
tPHL	Arty A	C <sub>n</sub> + 4	1.5	13.6	17.9	1.5	21.8	1.5	20.6	ns
tPLH .	Any B		1.5	15.4	20.3	1.5	22.4	1.5	21.8	ns
tPHL	Ariy b	Cn+4	1.5	14	18.3	1.5	21.4	1.5	20.4	115
tPLH .		Any F	1.5	13.2	21	1.5	24	1.5	22.4	ns
t <sub>PHL</sub>	Cn	Ariy	1.5	10.7	16.5	1.5	19.1	1.5	17.7	113
tPLH	Any Ã	ō	1.5	14.1	19.7	1.5	21.9	1.5	21.3	ns
<sup>†</sup> PHL	Arry A	G	1.5	10.8	14.6	1.5	19.3	1.5	17.4	
IPLH	Any B	Ğ	1.5	14.5	20	1.5	19.8	1.5	21.3	
†PHL	Any b	G	1.5	12.4	15.7	1.5	21	1.5	18.9	ns
tPLH .	Any Ā	P	1.5	12.8	16.4	1.5	19.5	1.5	18	ns
<sup>†</sup> PHL	Апу А	r	1.5	9.9	12.5	1.5	14.6	1.5	13.5	115
tPLH	Any B	Þ	1.5	13.1	16.4	1.5	19.4	1.5	17.9	
tPHL .	Any B	P	1.5	11.2	14.1	1.5	16.9	1.5	15.6	ns
1PLH	Āi	Fi Fi	1.5	14.7	18.8	1.5	21.4	1.5	20.1	กร
tPHL	Al	f.	1.5	11.9	14.9	1.5	17.6	1.5	16.1	112
tPLH .	Bi	Fì	1.5	14.5	18.3	1.5	21.2	1.5	19.9	ns
tPHL	ы	ļ Fi	1.5	13.5	16.2	1.5	20.2	1.5	18.4	
IPLH	Āi	Any F except Fi	1.5	16.4	22	1.5	26	1.5	24	
tPHL .	Al	Anyrexceptri	1.5	14.1	18.8	1.5	22.7	1.5	20.8	ns
tPLH .	Вi	Any F except Fi	1.5	16.5	22.2	1.5	26.3	1,5	24.2	
<sup>t</sup> PHL	ы	Any F except FI	1.5	15.3	19.8	1.5	23.7	1.5	21.6	ns
tPLH	A Ā	A D	1.5	20.6	25.1	1.5	28.2	1.5	27.5	
tPHL	Any Ā	A B	1.5	15	18.2	1.5	23.2	1.5	21.5	ns
t <sub>PLH</sub>	A 5		1.5	20.4	25	1.5	27.5	1.5	27	
lpHL	Any B	A B	1.5	16.7	19.7	1.5	24.6	1.5	22.1	ns



Ti0184-D3119, APRIL 1989-REVISED MARCH 1990

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 3)

### LOGIC and ARITH modes

	FROM	TO		TA	= 25°	С	54AC	11181	74AC	1181	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
†PLH	T	. =		1.5	11.5	15.2	1.5	18	1.5	16.6	
1PHL	Any A	Any F	M · 4.5 V (LOGIC mode)	1.5	12.2	15	1.5	18.7	1.5	16.6	ns
¹PLH	-	z.	44 4534410000	1.5	14.7	18.9	1.5	21.4	1.5	20.4	
IPHL	Bi	Fi	M 4.5 V (LOGIC mode)	1.5	13.3	16.5	1.5	19.7	1.5	18.2	ns
†PLH	1	. =		1.5	16.1	20.5	1.5	22	1.5	21.2	
tPHL	- Any S	Any F	M = 0 V, (ARITH mode)	1.5	12.5	15.1	1.5	18.8	1.5	17.3	ns
tPLH	1		M = 0 V, (ARITH mode)	1.5	22.8	27.1	1.5	31.1	1.5	29.5	
tPHL	- Any S	A - B		1.5	16	19	1.5	23.7	1.5	21.2	ns
tPLH		_		1.5	14.9	20.3	1.5	23.7	1.5	21.4	
†PHL	Any S	Cn+4	M · 4.5 V, (LOGIC mode)	1.5	17	24	1.5	29.7	1.5	26.5	ns
tPLH		-		1.5	15.7	21.6	1.5	25.8	1.5	23.6	
<sup>t</sup> PHL	- Any S	G	M = 0 V, (ARITH mode)	1.5	12.6	17.8	1.5	24.2	1.5	21.3	ns
†PLH		<del>  _</del>		1.5	16.7	20	1.5	24.7	1.5	22.4	
tPHL	- Any S	P M	D M . 45 V (LOGIC mode)	1.5	12	15.5	1.5	19.5	1.5	17.6	-d ns

D3119, APRIL 1989-REVISED MARCH 1990-TI0184

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 3)

 $\overline{SUM}$  mode; M = S1 = S2 = 0 V, S0 = S3 = 4.5 V

	FROM	то	TA = 25°C		С	54AC11181		1 74AC11181		4144
PARAMETER	(INPUT)	(OUTPUT)	MIM	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH			1.5	7.1	9.9	1.5	12.6	1.5	10.8	
tPHL	Cn	C <sub>n+4</sub>	1.5	7.5	11.4	1.5	16.8	1.5	14.7	ns
tPLH	T		1.5	9.6	14.3	1.5	15.6	1.5	14.5	
tPHL	Any Ā	Cn + 4	1.5	10	17.2	1.5	20.4	1.5	18.5	กร
tPLH			1.5	9.6	14.8	1.5	16.4	1.5	15.2	
<sup>t</sup> PHL	Any B	Cn + 4	1.5	10.6	17	1.5	20.4	1.5	18.5	ns
tPLH			1.5	9.2	14	1.5	16	1.5	14.9	
tPHL	Cn	Any F	1.5	8.3	13.1	1.5	15	1.5	14.1	ns
tPLH		*	1.5	9.2	13.2	1.5	15.9	1.5	14.6	
tPHL	Any ⊼	G	1.5	8.3	14.3	1.5	18.5	1.5	16.3	ns
tPLH .	. =	*	1.5	9.1	13	1.5	15.7	1.5	14.4	
<sup>†</sup> PHL	Any B	Ğ	1.5	8.8	13.6	1.5	18.7	1.5	16.7	ns
†PLH	AT	Þ	1.5	B.4	13.3	1.5	15	1.5	14.1	
†PHL	Any ⊼	F	1.5	7.7	10.7	1.5	13.6	1.5	11.8	ns
<sup>t</sup> PLH	. 5	Þ	1.5	7.9	13	1.5	14.6	1.5	13.8	
t <sub>PHL</sub>	Any B		1.5	8.3	10.7	1.5	13	1.5	11.7	ns
t <sub>PLH</sub>	Āi	F:	1.5	9.5	14.3	1.5	16.7	1.5	15.5	
tPHL	Ai	Fi	1.5	9.4	14.6	1.5	17.4	1.5	15.9	กร
tPLH	Б:	F	1.5	9.2	14	1.5	16.3	1.5	15.2	
1PHL	Bi	Fi	1.5	10	15.3	1.5	17.5	1.5	16.7	ns
<sup>†</sup> PLH			1.5	10.8	14.1	1.5	16.6	1.5	15.4	
†PHL	Any Ā	Any F	1.5	10.3	15.3	1.5	18.4	1.5	16.7	ns
<sup>†</sup> PLH	A 5	, F	1.5	10.4	14.1	1.5	16.7	1.5	15.3	_
tPHL	Any B	Any F	1.5	10.7	15.6	1.5	18.7	1.5	17	ns

mode switching; S1 = S2 = 0 V, S0 = S3 = 4.5 V

DARAMETER	FROM	то		TA = 25°C			54AC11181		74AC11181	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH		Any F	1.5	7.3	9.2	1.5	10.7	1.5	9.9	ns
<sup>†</sup> PHL	М		1.5	8.3	11.2	1.5	13.5	1.5	12.1	
tPLH .	М	A = B	1.5	14.3	17.7	1.5	19.1	1.5	18.5	ns
tPHL			1.5	11.7	14.8	1.5	19.4	1.5	17.1	

TI0184---D3119, APRIL 1989---REVISED MARCH 1990

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 3)

DIFF mode; M = S0 = S3 = 0 V, S1 = S2 = 4.5 V

	FROM	то	TA = 25°C		54AC	11181	74AC	11181	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH .			1.5	7.1	9.9	1.5	12.6	1.5	10.8	
tpHL	Cn	Cn + 4	1.5	7.5	11.4	1.5	16.8	1.5	14.7	ns
tPLH	4 T		1.5	9.5	14.6	1.5	15.7	1.5	14.8	
tPHL	Any Ā	C <sub>n + 4</sub>	1.5	10.5	17.3	1.5	21.2	1.5	19.1	ns
tpLH	. 5		1.5	10.5	15.4	1.5	17.3	1.5	16	
tPHL	Any 🖥	C <sub>n + 4</sub>	1.5	11.3	17.4	1.5	21	1.5	19	ns
tpLH		. =	1.5	9.2	14	1.5	16	1.5	14.9	
tPHL	Cn	Any F	1.5	8.3	13.1	1.5	15	1.5	14.1	ns
tPLH	T	~	1.5	9.1	13.4	1.5	16	1.5	14.7	
tPHL	Any Ā	Ğ	1.5	8.4	14.6	1.5	18.1	1.5	16.2	ns
tPLH	۸ 5	G	1.5	9.6	13.8	1.5	16.3	1.5	15	
tPHL	Any B	G	1.5	9.5	14.2	1.5	19	1.5	17.3	ns
tPLH	Any Ā	P	1.5	8.7	13.4	1.5	15.1	1.5	14.2	
tpHL			1.5	8	10.2	1.5	12.6	1.5	11.2	ns
tPLH	Any B	Þ	1.5	8.6	13.3	1.5	14.9	1.5	14.1	
tPHL	Any B		1.5	8.8	11.3	1.5	14.2	1.5	12.7	ns
tPLH .	Āi	<b>F</b> .	1.5	9.7	14.5	1.5	16.9	1.5	15.7	ns
tpHL	Ai	Fi	1.5	9.7	14.5	1.5	17.3	1.5	15.8	
tpLH	Bi	<b>F</b> i	1.5	9.4	14.4	1.5	16.7	1.5	15.5	
t <sub>PHL</sub>	ы	FI	1.5	10.8	16	1.5	18.8	1.5	17.2	ns
tpLH	Any Ā	Any F	1.5	11	14.3	1.5	16.8	1.5	15.6	
tpHL	Any A	Any F	1.5	10.5	15.5	1.5	18.4	1.5	16.7	ns
tPLH	Any B	Any F	1.5	10.9	14.3	1.5	17	1.5	15.7	
tPHL	Any B	Any F	1.5	11.2	15.3	1.5	19.2	1.5	17.5	ns
tPLH	A T	A D	1.5	16.5	20.2	1.5	23.6	1.5	22.7	
†PHL	Any Ā	A ·· B	1.5	12.8	16.4	1.5	23.2	1.5	21	ns
tPLH .	A T	A D	1.5	16.3	20	1.5	23	1.5	22.1	
tPHL.	Any B	A B	1.5	13.6	18.4	1.5	24.6	1.5	21.2	ns

D3119, APRIL 1989-REVISED MARCH 1990-TI0164

switching characteristics over recommended operating free-air temperature range, VCC = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 3)

### LOGIC and ARITH modes

DAGAMETER	FROM	TO	TEAT COMPUTIONS	T	= 25°	С	54AC	11181	74AC1	11181			
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
tPLH	- Any Ā	4 m F	M = 4.5 V (LOGIC mode)	1.5	7.6	11.7	1.5	13.8	1.5	12.7			
tPHL	Any A	Any F	M = 4.5 V (LOGIC mode)	1.5	9.8	15	1.5	17.8	1.5	16.1	ns		
tPLH	Bi	Fi	M 45 V (1 OC)C ===de\	1.5	9.8	14.5	1.5	16.6	1.5	15.5			
tPHL	_ BI	FI	M 4.5 V (LOGIC mode)	1.5	10.5	15.6	1.5	18.1	1.5	17.2	ns		
<sup>†</sup> PLH	1	Any ₹	14 014 ( <del>1517</del> )	1.5	10.6	13.9	1.5	1 <b>6</b> .5	1.5	15.2			
tpHL	Any S	Any F	M = 0 V, (ARITH mode)	1.5	9.8	12.7	1.5	17.8	1.5	16	ns		
<sup>t</sup> PLH			4 5	A D	M 0 V. (ARITH mode)	1.5	17.7	21.4	1.5	23.7	1.5	22.7	
tPHL	Any S	A B	M 0 V, (ARITH mode)	1.5	12.3	19	1.5	23.7	1.5	20.9	ns		
<sup>t</sup> PLH	T			1.5	9.9	14.3	1.5	16.6	1.5	15.4			
tPHL	Any S	Cn+4	M = 4.5 V, (LOGIC mode)	1.5	11.6	21	1.5	26.3	1.5	23.3	ns		
tPLH .			** ***********************************	1.5	10.1	14.4	1.5	17.7	1.5	16			
<sup>t</sup> PHL	- Any S	G	M = 0 V, (ARITH mode)	1.5	9	15.2	1.5	19.8	1.5	18.4	ns		
tPLH .	T			1.5	10.8	14.8	1.5	18.2	1.5	16.4	ns		
tPHL	- Any S	P	M = 4.5 V, (LOGIC mode)	1.5	9	11.5	1.5	16.4	1.5	14.3			

### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST COND	ITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	CI	50 pF, f	1 MHz	119	pF

TID184—D3119, APRIL 1989—REVISED MARCH 1990

### PARAMETER MEASUREMENT INFORMATION

SUM MODE TEST TABLE FUNCTION INPUTS:  $M \Rightarrow S1 = S2 = 0 \text{ V}$ ,  $S0 \Rightarrow S2 \Rightarrow 4.5 \text{ V}$ 

INPUT		SAME BIT		OTHER DA	ATA INPUTS	OUTPUT	OUTPUT	
PAHAMETEH	UNDER TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST	WAVEFORM (SEE FIGURE 3)	
tPLH_ tPHL	Āi	Bi	None	Remaining  Ā and B	Cn	Fi	In-Phase	
tPLH tPHL	- Bi	Ãi	None	Remaining Ā and B	Cn	Fi	In-Phase	
tPLH tPHL	Āi	Bi	None	None	Remaining Ā and Ē, Cn	Ē	In-Phase	
tPLH tPHL	Bi	Āi	None	None	Remaining Ā and B, C <sub>n</sub>	P	In-Phase	
tPLH tPHL	Āi	None	Bi	Remaining B	Remaining Ā, C <sub>n</sub>	ζ	In-Phase	
tpLH tpHL	B <sub>i</sub>	None	Āi	Remaining B	Remaining Ā, Cn	Ğ	In-Phase	
tPLH tPHL	Cn	None	None	All Ā	All B	Any F or C <sub>n+4</sub>	In-Phase	
tPLH tPHL	Āi	None	Bi	Remaining	Remaining Ā, C <sub>n</sub>	Cn+4	Out-of-Phase	
tPLH tPHL	- Bi	None	Āi	Remaining B	Remaining Ā, C <sub>n</sub>	C <sub>n+4</sub>	Out-of-Phase	

### MODE SWITCHING TEST TABLE FUNCTION INPUTS: S1 = S2 = 0 V, S0 = S3 = 4.5 V

PARAMETER	INPUT		R INPUT E BIT	OTHER DATA INDITS		OUTPUT	OUTPUT WAVEFORM
PARIAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(SEE FIGURE 3)
lPLH tPHL	М	_	_	Remaining  \overline{A} and \overline{B}	B2, A2, C <sub>n</sub>	Any F	In-Phase
tPLH tPHL	М	_	_	Remaining Ā and B	B1, Ā1, C <sub>n</sub>	A - B	In-Phase

D3119, APRIL 1989-REVISED MARCH 1990-TI0184

### PARAMETER MEASUREMENT INFORMATION


	INPUT	OTHER INPUT SAME BIT		OTHER DA	ATA INPUTS	OUTPUT	OUTPUT WAVEFORM	
PARAMETER	UNDER	APPLY	APPLY	APPLY	APPLY	UNDER	(SEE FIGURE 3)	
	TEST	4.5 V	GND	4.5 V	GND	TEST		
<sup>t</sup> PLH	Āi		Bi	Remaining	Remaining	Fi	In-Phase	
tPHL	] ^	None	6'	Ā	₿, Cn	F1	in-Phase	
†PLH	- Bi	Āi	None	Remaining	Remaining	Fi	Out-of-Phase	
†PHL	- Бі	A	None	Ā	₿, Cn	Fi	Out-or-Phase	
†PLH	Āi	News	Bi	Nama	Remaining	P	In Ohana	
†PHL	1 4	None	l Bi	None	⊼ and B̄, C <sub>n</sub>		In-Phase	
<sup>†</sup> PLH	B:	T-	1		Remaining	5	P	0.45
†PHL	- Bi	Āi	None	None	Ā and Ē, C <sub>n</sub>	"	Out-of-Phase	
<sup>†</sup> PLH	Āi	Ψ.	l		Remaining	Ğ		
†PHL	1 AI	Bi	None	None	Ā and Ē, Cn		In-Phase	
†PLH	- Bi	i	T.		Remaining			
tPHL	Bı	None	Āi	None	Ā and █, Cn	G	Out-of-Phase	
tPLH	Āi		Bi	Remaining	Remaining			
†PHL	AI	None	l Bi	Ā	哥, Cn	A B	In-Phase	
†PLH	Bi	Āi	N	Remaining	Remaining			0.1-40
tPHL	В	Ai	None	Ā	Ē, Cn	A = B	Out-of-Phase	
†PLH			Nana	All	Al	Cn + 4	- Dt	
†PHL	Cn	None	None	Ā and B̄	None	or any F	In-Phase	
<sup>†</sup> PLH	Āi	<b>B</b> i			Remaining		0(8)	
tPHL	1 AI	ы	None	None	Ā and Ē, C <sub>n</sub>	Cn+4	Out-of-Phase	
tpLH	Bi		T.		Remaining			
tpHL	Bi	None	<b>A</b> i	None	Ā and █, Cn	Cn+4	In-Phase	


### LOGIC MODE TEST TABLE FUNCTION INPUTS: S0 = S3 = 0 V, S1 = S2 = M = 4.5 V

DARAMETER	INPUT		OTHER INPUT SAME BIT		DATA INPUTS	OUTPUT	OUTPUT
PARAMETER	UNDER	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST	(SEE FIGURE 3)
1PLH 1PHL	Αi	Bi	None	None	Remaining Ā and B̄, C <sub>n</sub>	Fi	Out-of-Phase
tPLH tPHL	Bi	Āi	None	None	Remaining Ā and B, C <sub>n</sub>	Fi	Out-of-Phase

TI0184---D3119, APRIL 1989---REVISED MARCH 1990

### PARAMETER MEASUREMENT INFORMATION





### PROPAGATION DELAY TIMES

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ . For testing  $t_{max}$  and pulse duration:  $t_r = 1 \text{ to } 3 \text{ ns}$ ,  $t_f = 1 \text{ to } 3 \text{ ns}$ .
- C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 3. LOAD CIRCUIT AND VOLTAGE WAVEFORMS