

# 40V/450mA, STANDALONE 6-CHANNEL LINEAR LED DRIVER WITH THERMAL SHUNT

June 2022

#### **GENERAL DESCRIPTION**

The IS32LT3146 device is a six-channel linear LED driver with a power resistor to shunt the power dissipation to optimize the thermal stress on the device. It supports both sequential turn on mode and traditional blink mode for turn signal light application. A logic level at the SEQEN pin is used to switch between these two modes. The startup delay time and channel to channel internal delay time of the seguential turn on are fully programmable by external resistors, and microcontroller is not required. The sequential turn on mode is able to implement multiple devices synchronization operation to realize more than 6 LED strings sequential turn on. A single resistor from the SEQMODE pin to GND selects sequential turn on styles: one channel by one channel, two channels by two channels, three channels by three channels or all channels simultaneous on.

For added system reliability, the IS32LT3146 integrates fault detection circuitry for LED open/short circuit, single LED short circuit, thermal roll-off and thermal shutdown conditions. The FAULTB pin is dedicated for fault conditions reporting.

The IS32LT3146 device is available in the eTSSOP-20 package with exposed pad for enhanced thermal dissipation.

## **APPLICATIONS**

- · Sequential turn light
- Welcome light
- Rear light

#### **FEATURES**

- Wide input voltage range: 5V~40V
- Thermal shunt resistor to optimize the device thermal stress
- Programmable sequential turn on of each channel
  - ±5% timer accuracy
  - Timing programmable by external resistors
- Stand-alone sequential turn on timing for multiple devices operation (no signal wire connection among the devices)
- Synchronized sequential turn on timing for multiple devices operation
- Sequential turn on style selectable: one by one, two by two, three by three or all simultaneous on
- Single pin to select between sequential turn on mode or traditional blink mode
- 6-CH current source driver
- Parallel outputs for higher current using multiple channels of a single IC or multiple ICs
- Adjustable constant output current set by a single resistor
  - Max. current: 75mA per channel
  - Max. current: 450mA in parallel operation
- Low headroom voltage
  - Max headroom: 500mV at 25mA per channel
- Max headroom: 900mV at 75mA per channel
- Robust fault protection with reporting:
  - Fault modes selectable: "one fail all fail" or "one fail other on"
  - Single LED shorted single resistor to set the detection threshold
  - LED string open/ short
  - Current setting pin (ISET) open/short
  - Thermal shutdown
  - External UVLO setting for single LED short and LED string open detection
  - FAULTB pin for failure reporting, allowing parallel bus connection
- Current slew rate control to optimize EMI performance
- Thermal roll-off over junction temperature current derating
- Operating junction temperature range -40°C to 150°C
- AEC-Q100 Qualified



## **TYPICAL APPLICATION CIRCUIT**




Figure 1 Typical Application Circuit




Figure 2 Typical Application Circuit of Stand-alone Sequential Turn On

(No signal connection wire is needed for multiple devices. This is useful for applications where devices are far away from each other)



IS32LT3146




Figure 3 Typical Application Circuit of Synchronized Sequential Turn On

Note 1: The recommended value of  $R_{\text{EN}}$  and  $R_{\text{SEQEN}}$  is  $10k\Omega.$ 





## PIN CONFIGURATION

Package	Pin Configuration (Top View)						
eTSSOP-20	UV SEQEN EN SEQEN SISET SLSTH FMODE STDEL INTDEL SEQMODE	1 •	20 VINB 19 VINA 18 OUT1 17 OUT2 16 OUT3 15 OUT4 14 OUT5 13 OUT6 12 FAULTB 11 SEQOUT				





## PIN DESCRIPTION

No.	Pin	Description
1	UV	With an external resistor divider, it can set external UVLO for LED string open and single LED short fault detection.
2	SEQEN	Active-high input. "1" to enable sequential turn on mode. Note: If tied to ground, all channels will turn on simultaneously as EN pin is pulled high; enabling traditional blink mode.
3	EN	Device enable pin. It also is used as the sequential turn on synchronization signal input pin.
4	GND	Ground pin.
5	ISET	Resistor on this pin to GND sets the maximum output current for channel OUT1~OUT6.
6	SLSTH	Single LED short detection voltage setting pin. Connect a resistor to ground to set.
7	FMODE	Fault action mode select pin. Connect a proper value resistor to ground to select.
8	STDEL	Resistor from this pin to GND sets the startup delay time of the sequential on.
9	INTDEL	Resistor from this pin to GND sets the interval delay time of the sequential on.
10	SEQMODE	Sequential turn on style select pin. Connect a proper value resistor to ground to select: one by one, two by two, three by three or all simultaneous on.
11	SEQOUT	Sequential turn on synchronization signal output pin.
12	FAULTB	Open drain I/O diagnostic pin. Active-low output driven by the device when it detects a fault condition. As an input ( $R_{\text{FMODE}}$ =0 $\Omega$ or 27k $\Omega$ ), this pin will accept an externally generated FAULTB signal to disable the device output to satisfy the "One-Fail-All-Fail" function. Note: this pin requires an external pull up resistor ( $R_{\text{FAULTB}}$ ).
13~18	OUT6~OUT1	Current output pin. Connect the anode of the LED string to this pin and cathode to GND.
19	VINA	Power supply pin.
20	VINB	Thermal shunt pin. Connect a power resistor from VINA to this pin to shunt the power dissipation on the device.
	Thermal Pad	Must be connected to GND with sufficient copper for heat sink.



## IS32LT3146

**ORDERING INFORMATION** 

Automotive Range: -40°C to +125°C

Order Part No.	Package	QTY/Reel
IS32LT3146-ZLA3-TR	eTSSOP-20, Lead-free	2500

Copyright © 2022 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances



**ABSOLUTE MAXIMUM RATINGS (NOTE 2)** 

Voltage at VINA, VINB pins	-0.3V ~ +45V
Voltage at UV, SEQEN, EN, STDEL, INTDEL, SEQMODE, SEQOUT, FAULTB, OUT1~OUT6 pins	-0.3V ~ V <sub>INA</sub> +0.3V
Voltage at ISET, SLSTH, FMODE pins	-0.3V ~ +7V
Operating temperature, T <sub>A</sub> =T <sub>J</sub>	-40°C ~ +150°C
Storage temperature, T <sub>STG</sub>	-65°C ~ +150°C
Junction temperature, T <sub>JMAX</sub>	+150°C
Package thermal resistance, junction to ambient (4-layer standard test PCB based on JESD 51-2A), $\theta_{JA}$	31.8°C/W
Package thermal resistance, junction to thermal PAD (4-layer standard test PCB based on JESD 51-8), $\theta_{JP}$	14.46°C/W
ESD (HBM)	±2kV
ESD (CDM)	±750V

**Note 2:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

Valid at V<sub>INA</sub>= 12V, unless noted otherwise. Refer to each condition description.

"●" symbol indicates specifications across the full operating temperature range with TA= TJ= -40°C to +150°C, other

specifications are at T<sub>A</sub>= T<sub>J</sub>= 25°C; unless noted otherwise. (Note 4)

Symbol	Parameter	Conditions			Min.	Тур.	Max.	Unit			
Input Sup	Input Supply										
$V_{INA}$	Operating input voltage range			•	5.0		40	V			
V <sub>INA_UV</sub>	V <sub>INA</sub> undervoltage release	Voltage rising	ı	•		4.7	4.9	V			
VINA_UVHY	V <sub>INA</sub> undervoltage-lockout hysteresis	IC disabled				280		mV			
I <sub>IN</sub>	Quiescent current (IVINA+IVINB)	V <sub>INA</sub> =V <sub>INB</sub> , EN R <sub>ISET</sub> =6.2kΩ	l=High,	•	5	7	9	mA			
I <sub>SD</sub>	Shutdown current (I <sub>VINA</sub> +I <sub>VINB</sub> )	EN=Low		•	30	55	80	μΑ			
IFAULT	Shutdown current in fault mode (I <sub>VINA</sub> +I <sub>VINB</sub> )	V <sub>INA</sub> =V <sub>INB</sub> , R <sub>FMODE</sub> =0Ω, one fail all fail mode, FAULTB=Low			1.4	2.2	3	mA			
ton	Startup time from VIN rising edge to current rising edge after first power-up	EN=High, SEQMODE=Low				110	200	μs			
Current R	egulation										
lout_r	Output current range per channel				-75		-10	mA			
VISET	ISET pin reference voltage			•		1.15		V			
	Outrot surrout a surrout	R <sub>ISET</sub> =6.2kΩ, V <sub>OUT</sub> )=1.5V	VINA=VINB, (VINA-	•	-81	-75	-69	^			
Іоит	Output current per channel	R <sub>ISET</sub> =18.6kΩ, V <sub>INA</sub> =V <sub>INB</sub> , (V <sub>INA</sub> -V <sub>OUT</sub> )=1.5V			RISET=18.6k $\Omega$ , VINA=VINB,	•	-28	-25	-22	mA	
_	OUT1~OUT6 current matching in	R <sub>ISET</sub> =6.2kΩ		•	-6		6	%			
Еоит_м	one device	R <sub>ISET</sub> =18.6kΩ		•	-12		12	70			
.,,	Minimum headroom voltage from	Measured at	R <sub>ISET</sub> =6.2kΩ	•			900				
V <sub>HR</sub> MIN	VINA to OUTx (VINB pin tied to VINA pin)	(V <sub>INA</sub> -V <sub>OUTx</sub> )	R <sub>ISET</sub> =18.6kΩ	•			500	mV			





## **ELECTRICAL CHARACTERISTICS (CONTINUE)**

Valid at V<sub>INA</sub>= 12V, unless noted otherwise. Refer to each condition description.

 $^{\circ}$  symbol indicates specifications across the full operating temperature range with  $T_A$ =  $T_J$ = -40 $^{\circ}$ C to +150 $^{\circ}$ C, other

specifications are at T<sub>A</sub>= T<sub>J</sub>= 25°C; unless noted otherwise. (Note 4)

Symbol	Parameter Conditions			Min.	Тур.	Max.	Unit
t <sub>SL</sub>	Current rising/falling slew time (rising from 10% to 90% levels	R <sub>ISET</sub> =6.2kΩ	•	6	16	38	μs
101	and falling from 90% to 10% levels)	R <sub>ISET</sub> =18.6kΩ	•	3	13	23	μ
lout_L	Output current limit per channel	ISET shorted to GND	•	-150	-112	-85	mA
V <sub>ABTR</sub>	The voltage threshold of current full transition from VINA to VINB	$R_{\text{ISET}}$ =6.2k $\Omega$ , measured at ( $V_{\text{INB}}$ - $V_{\text{OUT\_MAX}}$ )			1.1		٧
<b>t</b> abtr	The period time of 85% current transition from VINA to VINB	R <sub>ISET</sub> =6.2kΩ			600		μs
Timing Co	ontrol						
ISTDEL	STDEL pin output current		•		30		μΑ
I <sub>INTDEL</sub>	INTDEL pin output current		•		30		μΑ
t <sub>STDEL_R</sub>	Programmable timing range of startup delay		•	50		500	ms
t <sub>INTDEL_R</sub>	Programmable timing range of interval delay		•	10		100	ms
_	Objective delication	T <sub>A</sub> = T <sub>J</sub> = 25°C		-3		3	%
Estdel	Startup delay time accuracy	$T_A = T_J = -40$ °C to +150°C	•	-5		5	%
L	lata musika lalau tima a sasana su	T <sub>A</sub> = T <sub>J</sub> = 25°C		-3		3	%
EINTDEL	Interval delay time accuracy	T <sub>A</sub> = T <sub>J</sub> = -40°C to +150°C	•	-5		5	%
	Converse startus delevitimes	R <sub>STDEL</sub> =9.1kΩ	•	47.5	50	52.5	
<b>t</b> stdel	Sequence startup delay time	R <sub>STDEL</sub> =75kΩ	•	475	500	525	ms
	Common intermed delevitimes	R <sub>INTDEL</sub> =9.1kΩ	•	9.5	10	10.5	
tintdel	Sequence interval delay time	R <sub>INTDEL</sub> =75kΩ	•	95	100	105	ms
tstdelmin	Minimum Startup delay time (from EN rising edge to 10% output current of OUT1)	Sequential turn on mode, SEQEN=High, V <sub>STDEL</sub> =GND	•	70	110	150	μs
Iseqmd	SEQMODE pin output current		•		30		μΑ
Rseqmd1	SEQMODE pin resistance range for sequential turn on style 1: one by one		•		0	100	Ω
Rseqmd2	SEQMODE pin resistance range for sequential turn on style 2: two by two		•	24	27	30	kΩ
Rseqmd3	SEQMODE pin resistance range for sequential turn on style 3: three by three		•	58	62	66	kΩ
Rseqmd4	SEQMODE pin resistance range for sequential turn on style 4: all simultaneous on		•	140	150	160	kΩ

## IS32LT3146



## **ELECTRICAL CHARACTERISTICS (CONTINUE)**

Valid at  $V_{\text{INA}}$ = 12V, unless noted otherwise. Refer to each condition description.

"•" symbol indicates specifications across the full operating temperature range with  $T_A = T_J = -40$ °C to +150°C, other specifications are at  $T_A = T_J = 25$ °C; unless noted otherwise. (Note 4)

Symbol	Parameter Conditions		Min.	Тур.	Max.	Unit	
Logic Inp	ut and Output						
VIL	EN, SEQEN and FAULTB pins input low voltage	Below V <sub>IL</sub> level, input voltage considered as logic LOW	•			0.7	V
VIH	EN, SEQEN and FAULTB pins input high voltage	Above V <sub>IH</sub> level, input voltage considered as logic HIGH	•	2.3			V
$V_{OL\_FLTB}$	FAULTB pin output low voltage	I <sub>SINK</sub> =1mA	•		0.1	0.4	V
Vol_sout	SEQOUT pin output low voltage	Іѕілк=50µА	•		0.2	0.4	V
$V_{OH}$	SEQOUT pins output high voltage	I <sub>SOURCE</sub> = -50µA	•	3	3.6	5	V
I <sub>PD</sub>	EN and SEQEN pins internal pull-down current	Pin connected to 12V	•	4	7	15	μA
Vuvth	UV pin threshold voltage	Voltage rising	•	1.12	1.2	1.28	V
V <sub>UVTH_HY</sub>	UV pin threshold voltage hysteresis		•		30		mV
Protection	n						
I <sub>FMODE</sub>	FMODE pin output current				30		μΑ
R <sub>FMODE1</sub>	FMODE pin resistance range for fault action mode 1		•		0	100	Ω
R <sub>FMODE2</sub>	FMODE pin resistance range for fault action mode 2		•	24	27	30	kΩ
R <sub>FMODE3</sub>	FMODE pin resistance range for fault action mode 3		•	58	62	66	kΩ
R <sub>FMODE4</sub>	FMODE pin resistance range for fault action mode 4		•	140	150	160	kΩ
RISET_OC	Maximum R <sub>ISET</sub> of ISET pin open circuit detection	Monitor FAULTB pin low	•	300			kΩ
RISET_SC	Minimum R <sub>ISET</sub> of ISET pin short circuit detection	Monitor FAULTB pin low	•			1	kΩ
t <sub>FBDT</sub>	ISET pin open/short detection deglitch time		•		50		μs
Vscv	LED string short detection voltage	Voltage falling, measured at OUTx to GND	•	0.8	1	1.2	V
V <sub>SCV_HY</sub>	LED string short detection voltage hysteresis	Measured at OUTx to GND	•		210		mV
I <sub>RTR</sub>	Fault retry current		•		4		mA
Vocv	LED string open fault detection voltage	V <sub>UV</sub> >V <sub>UVTH</sub> , measured at (V <sub>INB</sub> -V <sub>OUTx</sub> ), voltage falling	•	29	40	49	mV
Vocv_hy	LED string open fault detection voltage hysteresis	V <sub>UV</sub> >V <sub>UVTH</sub> , measured at (V <sub>INB</sub> -V <sub>OUTx</sub> ), voltage rising	•		20		mV





## **ELECTRICAL CHARACTERISTICS (CONTINUE)**

Valid at  $V_{\text{INA}}$ = 12V, unless noted otherwise. Refer to each condition description.

"•" symbol indicates specifications across the full operating temperature range with  $T_A = T_J = -40$ °C to +150°C, other specifications are at  $T_A = T_J = 25$ °C; unless noted otherwise. (Note 4)


Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
Islsth	SLSTH pin output current		•	30	32	34	μΑ
V <sub>SLSTH_RG</sub>	Maximum voltage threshold of single LED short detection	(Note 3)				8.5	V
V	Single LED short detection voltage	Voltage falling, R <sub>SLSTH</sub> =30kΩ	•	2.64	2.88	3.09	V
V <sub>SLSTH</sub>	threshold	Voltage falling, R <sub>SLSTH</sub> =51kΩ	•	4.546	4.896	5.2	V
Vslsth_hy	Single LED short detection voltage threshold hysteresis		•		100		mV
t <sub>FBDEL</sub>	LED string open/short and single LED short fault reporting delay time		•		2		ms
T <sub>RO</sub>	Thermal roll-off activation temperature	(Note 3)			150		°C
T <sub>SD</sub>	Over temperature shutdown	Temperature increasing (Note 3)			175		°C
Tsdhy	Over temperature hysteresis	Recovery= T <sub>SD</sub> -T <sub>SDHY</sub> (Note 3)			20		°C


Note 3: Guaranteed by design.

**Note 4:** Limits are 100% production tested at -40°C, 25°C and 125°C. Limits over the full operating temperature range verified through either bench and/or tester testing and correlation using Statistical methods.




## TYPICAL PERFORMANCE CHARACTERISTICS










4.85 4.8 Rising 4.75 4.7  $V_{INA\_UV}(V)$ 4.65 4.6 4.55 . Falling 4.5 4.45 4.4 4.35 140 150 -40 -20 20 40 100 120 Temperature (°C)

Figure 16  $V_{UVTH}$  vs. Temperature

Figure 17  $V_{INA\_UV}$  vs. Temperature







Figure 18 I<sub>FMODE</sub> vs. Temperature

Figure 19 I<sub>INTDEL</sub> vs. Temperature







Figure 20 I<sub>SEQMD</sub> vs. Temperature

Figure 21 I<sub>STDEL</sub> vs. Temperature








 $V_{INA} = V_{INB} = 12V$  $R_{SLSTH} = 51k\Omega$  $V_{SLSTH}(V)$  $R_{\text{SLSTH}} = 30 k\Omega$ -40 -20 0 20 40 60 80 100 120 140 150 Temperature (°C)

Figure 22 I<sub>SLSTH</sub> vs. Temperature

Figure 23  $V_{SLSTH}$  vs. Temperature







Figure 24  $t_{\text{INTDEL}}$  vs.  $R_{\text{INTDEL}}$ 

Figure 25  $t_{\text{STDEL}}$  vs.  $R_{\text{STDEL}}$ 








Figure 26 t<sub>STDELMIN</sub>

Figure 27 EN Off



## **FUNCTIONAL BLOCK DIAGRAM**



# LUMISSIL A Division of

#### APPLICATION INFORMATION

The IS32LT3146 device is a six-channel linear LED driver with an integrated state machine to implement both traditional blink display mode or sequential turn on display mode (Dynamic Turn Light) of LEDs without the need for a microcontroller.

The display mode is selected by the logic level of the SEQEN pin. The state machine detects the logic level of the SEQEN pin upon the EN pin toggling high. If the SEQEN pin is logic low, all channels will be turned on simultaneously, and pulling EN pin low will simultaneously turn off all channels to implement traditional blink display mode. If the SEQEN pin is logic high, an internal timer is triggered to start counting to implement sequential turn on mode. The device will sequentially turn on the output channels by the internal timer until all channels are turned on. The startup delay time of EN rising edge to first channel output current rising edge, and channel to channel internal delay time of the sequential turn on are fully programmable by external resistors, no software program is required. Then pulling EN pin low will simultaneously turn off all channels.

When a display mode is in progress, it will not be interrupted to switch mode by the SEQEN pin logic until EN pin toggles high. The seguential turn on mode is able to implement multiple devices synchronization operation to realize more than 6 strings LED sequential turn on. A single resistor from the SEQMODE pin to GND can select sequential turn on styles: one channel by one channel, two channels by two channels, three channels by three channels or all channels simultaneous on; thus facilitating tying multiple channels in parallel to drive higher current LEDs.

## **UNDERVOLTAGE-LOCKOUT (UVLO)**

IS32LT3146 features an undervoltage-lockout (UVLO) function on the VINA pin to prevent misoperation at input voltages that is too low. UVLO threshold is an internally fixed value and cannot be adjusted. The device is enabled when the V<sub>INA</sub> voltage exceeds  $V_{INA\ UV}$  (Typ. 4.7V), and disabled when the  $V_{INA}$ voltage falls below (Vina uv-Vina uvhy) (Typ. 4.42V).

## **OUTPUT CURRENT SETTING**

The regulated LED current (up to 75mA) from each channel is simultaneously set by the resistor (RISET) from ISET pin to GND. The programming resistor is computed using the following equation:

$$R_{ISET} = \frac{V_{ISET}}{I_{OUT}} \times 404 \tag{1}$$

 $(6.2k\Omega \le R_{ISET} \le 46.5k\Omega)$  and  $V_{ISET} = 1.15V$  (Typ.). Where,  $R_{ISET}$  is in  $\Omega$  and  $I_{OUT}$  is in Amp.

It is recommended that RISET be a 1% accuracy resistor with good temperature characteristic to ensure stable output current. The RISET must be placed as close to ISET pin as possible on PCB layout to avoid noise interference and ground bounce.

The device is protected from an output overcurrent condition caused by RISET resistor. The output current is limited to an IOUT L value of 120mA (Typ.) if the ISET pin is shorted or RISET resistor value is too low.

If any channel(s) are unused, please connect the corresponding OUTx pin to the VINB pin directly to avoid false fault detection.




Figure 34 OUT1 Unused

#### THERMAL SHUNT TOPOLOGY

For any linear constant current LED driver, the power dissipation of the driver always depends on the voltage drop across the driver.




Figure 35 Linear LED Driver Power Dissipation

As in Figure 35, the power dissipation of the driver can be calculated by following equation:

$$P_{DRIVER} = V_{HR} \times I_{OUT} = (V_{BAT} - V_{STRING}) \times I_{OUT}$$
 (2)

According to above equation, a higher input voltage will result in more driver power. A power resistor, Rs, can be added to shunt some power away from the



driver. The resultant driver power dissipation becomes:

$$P_{DRIVER} = V_{HR} \times I_{OUT}$$

$$= (V_{BAT} - R_S \times I_{OUT} - V_{STRING}) \times I_{OUT}$$
(3)

Where it assumes the internal circuit current consumption of the linear LED driver is negligible compared to  $I_{OUT}$ . Hence,  $I_{VIN}$  is equal to  $I_{OUT}$ .

A large R<sub>S</sub> value is able to significantly derate the power dissipation on the driver at high input voltage level. However, in the automotive applications, the nominal battery voltage is quite a wide range of about 9V to 16V. An R<sub>S</sub> that is too large will result in insufficient headroom voltage for the driver at low input voltage level so the output current will drop down. To solve that, IS32LT3146 features an excellent thermal shunt mechanism to efficiently shunt as much power dissipation as possible from the driver to the power resistor. It provides two current input paths, VINA pin and VINB pin. VINA is connected directly to the power supply and VINB is connected to the power supply via a thermal shunt resistor in series as in below Figure.




Figure 36 Thermal shunt Topology

This thermal shunt mechanism ensures the input current flows through the VINB path as much as possible. However, when the input voltage, VBAT, is at a low level, the thermal shunt resistor R<sub>SHUNT</sub> limits the input current through the VINB path so the major input current flows through the VINA path directly to ensure sufficient headroom voltage for the driver to maintain constant output current. When the input voltage V<sub>BAT</sub> increases, the device gradually transfers more input current from VINA path to VINB path. The higher VBAT voltage level, the more current flows through the VINB path. So the R<sub>SHUNT</sub> can significantly shunt the power dissipation from the driver at high input voltage level and ensure the junction temperature of the driver remains at a reasonable level. If the thermal shunt mechanism is not implemented, connect both of VINA and VINB pins directly to the power supply.

As shown in Figure 37, IS32LT3146 has different operating areas when using the thermal shunt mechanism. Within the Low Headroom Area, the input voltage is too low. Even though all input current flows through the VINA path, the headroom voltage still is insufficient to reach the setting value. So the power dissipation of the driver is small. When the input

voltage rises above ( $V_{OUT\_MAX}+V_{HR\_MIN}$ ), the transition voltage  $V_{TR}$  splits the operation into two areas: Thermal Shunt Area and Thermal Increasing Area.




Figure 37 Power Dissipation Distribution

#### **Thermal Shunt Area:**

When the input voltage rises above  $(V_{OUT\_MAX} + V_{HR\_MIN})$ , all output current becomes constant and the major input current starts to be gradually transferred from the VINA path to the VINB path as the input voltage increases. Therefore, the power dissipation on  $R_{SHUNT}$  increases and the power dissipation of the driver remains at reasonable low level. The VINB path current can be calculated by:

$$I_{VINB} = \frac{V_{BAT} - V_{OUT\_MAX} - V_{HR\_MIN}}{R_{SHUNT}} \tag{4}$$

Where, V<sub>OUT\_MAX</sub> is the maximum voltage of all OUTx pins. V<sub>HR\_MIN</sub> is the minimum headroom voltage.

So the VINA path current is:

$$I_{VINA} = (I_{OUT} \times N - I_{VINB}) + I_{IN}$$
 (5)

Where,  $I_{\text{IN}}$  is the power supply quiescent current and N is the number of the channels in use.

The power dissipation on the R<sub>SHUNT</sub> resistor is:

$$P_{SHUNT} = \frac{\left(V_{BAT} - V_{OUT\_MAX} - V_{HR\_MIN}\right)^2}{R_{SHUNT}} \tag{6}$$

The power dissipation on IS32LT3146 is:

$$P_{3146\_TSA} = V_{BAT} \times (I_{OUT} \times N + I_{IN}) - \frac{(V_{BAT} - V_{OUT\_MAX} - V_{HR\_MIN})^2}{R_{SHUNT}} -$$

$$\sum_{r=1}^{N} (I_{OUT} \times V_{OUTx})$$
(7)

## Thermal Increasing Area:

When the input voltage is high enough, equal or greater than the Transition Voltage  $V_{TR}$ , all input current flows through  $R_{SHUNT}$  into VINB pin. The power dissipation on the  $R_{SHUNT}$  resistor is constant. And the

of R<sub>SHUNT</sub>.

LUMISSIL A Division of SSS

power dissipation on the driver increases linearly. VTR voltage point can be adjusted by the resistance value

$$V_{TR} = R_{SHUNT} \times I_{OUT} \times N + V_{OUT MAX} + V_{ABTR}$$
 (8)

To optimize the power dissipation on the driver, RSHUNT value should be chosen to make sure the VTR is equal to the maximum input voltage, recommend 16V for 12V system automotive applications.

$$R_{SHUNT\_16V} = \frac{16V - V_{OUT\_MAX} - V_{ABTR}}{I_{OUT} \times N}$$
 (9)

Where, RSHUNT 16V is the thermal shunt resistor value to make V<sub>TR</sub>=16V. V<sub>ABTR</sub> is the voltage threshold of input current full transition from VINA path to VINB path. N is the number of the channels in use.

However, the larger the R<sub>SHUNT</sub> value with low V<sub>INA</sub> results in low drop out voltage from the VINB pin to the OUTx pin. Since the LED string open protection is achieved by detecting this drop out (refer to the "LED STRING OPEN PROTECTION" section), a large RSHUNT value could falsely trigger the LED string open protection when the input voltage V<sub>BAT</sub> is at a low level. To prevent falsely triggering, a proper fault undervoltage-lockout voltage threshold V<sub>FLT</sub> UVLO should be set. It is recommended to be set at the larger value of the maximum voltage of all OUTx pins plus 1.5V margin or 9V (refer to the "UV PIN FUNCTION" section). Therefore, the maximum power shunt resister value that can be chosen is limited by the V<sub>FLT</sub> UVLO value. It can be calculated by:

$$R_{SHUNT\_MAX} = \frac{V_{FLT\_UVLO} - V_{OUT\_MAX}}{6mA \times N}$$
 (10)

Where, 6mA is a typical output current level through VINB path, below which the drop out voltage (V<sub>INB</sub>-V<sub>OUTx</sub>) would be too low and falsely trigger the LED string open fault protection and N is the number of the channels in use.

If the calculated R<sub>SHUNT 16V</sub> is lower than the calculated RSHUNT MAX, then the final RSHUNT value should be set to  $R_{SHUNT\_16V}$  otherwise set it to RSHUNT MAX.




Figure 38 R<sub>SHUNT</sub> Calculation Flowchart

The power dissipation on IS32LT3146 is:

$$P_{3146\_TIA} = V_{BAT} \times (I_{OUT} \times N + I_{IN}) - R_{SHUNT} \times (I_{OUT} \times N)^2 - \sum_{r=1}^{N} (I_{OUT} \times V_{OUTx})$$
(11)

The power dissipation on the R<sub>SHUNT</sub> resistor is constant at maximum value which can be calculated by:

$$P_{SHUNT\ MAX} = R_{SHUNT} \times (I_{OUT} \times N)^2$$
 (12)

The power rating of R<sub>SHUNT</sub> should be carefully considered. A single high wattage resistor or several small wattage resistors in parallel can be used to sustain the power dissipation.

#### **DEVICE ENABLE AND SHUTDOWN**

The EN pin is an enable input for the device, pull it higher than V<sub>IH</sub> to enable the device; pull it lower than VIL to turn off all channels and force the device into shutdown mode with a low standby current. The EN pin is high-voltage tolerant, however, if the EN pin voltage is possibly higher than the VINA and VINB pins voltage at any time, a series resistor (recommended value is  $10k\Omega$ ) is required to limit the current flowing into the EN pin. Since the VINB pin voltage may be regulated down close to the LED string forward voltage by the thermal shunt mechanism, a series resistor for EN pin must be added in most applications.

## **TURN LIGHT APPLICATION**

In the turn light applications, there is a BCM (Body Control Module) ON/OFF blink signal which can be applied to the EN pin of IS32LT3146 via a  $10k\Omega$  resistor and an independent static power supply rail can be used to supply the VINA pin of IS32LT3146, as shown in (1) of Figure 39. Unfortunately, in most turn light applications, there is no independent static power supply rail but only the BCM ON/OFF blink signal which plays the power supply role as well. If so, the BCM ON/OFF blink signal can be directly applied to the VINA pin with the EN pin tied to the VINA pin via a  $10k\Omega$  resistor, as shown in (2) of Figure 39. Where, the  $D_1,\ D_2$  and  $D_3$  are reverse polarity protection diodes.




Figure 39 BCM Blink Signal Connection

IS32LT3146 is capable of supporting both traditional blink display mode and sequential turn on display mode, which are selected by the logic level of the SEQEN pin. When the EN pin is pulled high, the device samples the logic level of the SEQEN pin 47µs (Typ.) after the EN pin voltage rising edge to determine the display mode. And the internal state machine of the output on control is active at 110µs (Typ.) after the EN pin voltage rising edge as in Figure 40. Therefore, to get the desired display mode, the logic state change of the SEQEN pin should not be implemented after the EN pin rising edge. Compared to the time period of the BCM ON/OFF blink signal (around 500ms), this detection delay time is negligible and ignored in subsequent descriptions and figures.




Figure 40 Display Mode Detection

## **Traditional Blink Display Mode**

If the sampling result of the SEQEN pin is logic low, the state machine will turn on all channels at 110µs (Typ.) after the EN pin voltage rising edge until the EN pin is pulled low. To optimize power supply ripple and ground bounce, the traditional blink mode integrates a 20µs (Typ.) on/off delay between channel to channel. Compared to the time period of the BCM ON/OFF blink signal (around 500ms), this 20µs (Typ.) turning on/off delay time is negligible and ignored in subsequent description and figures. As in Figure 41, the on/off delay time is ignored and illustrated diagram imply the EN pin logic directly controls the on/off of all channels. All LEDs will be turned on and off following the blink signal to implement traditional blink display mode.




Figure 41 Traditional Blink Display Mode

## Sequential Turn On Display Mode

If the sampling result of the SEQEN pin is logic high, a startup delay timer of the internal state machine is

LUMISSIL

A Division of SSI

triggered to start counting at 110 $\mu$ s (Typ.) after the rising edge of the EN pin voltage, all channels stay off until the startup delay time expires. The startup delay time tstdel is set by a single resistor Rstdel connected from the STDEL pin to GND:

$$R_{STDEL} = \frac{t_{STDEL} + 12.14}{6.829} \tag{13}$$

## $(9.1k\Omega \le R_{STDEL} \le 75k\Omega)$

Where,  $R_{\text{STDEL}}$  is in  $k\Omega$  and  $t_{\text{STDEL}}$  is in ms. The recommended setting range of the startup delay time is 50ms to 500ms. If the startup delay time isn't needed, please connect the STDEL pin to GND directly to disable it.

Once the startup delay time is expired, the internal state machine starts to sequentially turn on the output channels with an identical interval delay time. The interval delay time  $t_{\text{INTDEL}}$  is set by a single resistor  $R_{\text{INTDEL}}$  connected from the INTDEL pin to GND:

$$R_{INTDEL} = \frac{t_{INTDEL} + 2.43}{1.366} \tag{14}$$

## $(9.1k\Omega \le R_{INTDEL} \le 75k\Omega)$

Where,  $R_{\text{INTDEL}}$  is in  $k\Omega$  and  $t_{\text{INTDEL}}$  is in ms. The recommended setting range of the interval delay time is 10ms to 100ms.

It is recommended that R<sub>STDEL</sub> and R<sub>INTDEL</sub> be 1% accuracy resistors with good temperature characteristic to ensure stable and precise timing. The R<sub>STDEL</sub> and R<sub>INTDEL</sub> must be placed as close to the corresponding pins as possible on PCB layout to avoid noise interference and ground bounce.

During the device sequentially turn on of the output channels, pulling the EN pin low can simultaneously shutdown all channels and reset the internal state machine at any time. The startup delay time and interval delay time should be properly set to ensure that all channels are turned on for a while before the EN pin is pulled low to implement the Dynamic Turn Light effect as in below Figure 42. The IS32LT3146 repeats the sequential turn on display for every blink signal ON phase.




Figure 42 Sequential Turn On Display Mode

If any channel is unused, the corresponding OUTx pin should be connected to the VINB pin directly. The unused channel will be skipped from sequencing and subsequent channels will be pulled-in in time. For example, assume the OUT3 channel is unused, all subsequent channels, OUT4~OUT6, are pulled-in in time to ensure that the interval time between the OUT2 and the OUT4 satisfy the setting interval delay time t<sub>INTDEL</sub> as in Figure 43.




Figure 43 Sequential Turn On Display with Channel Unused

LUMISSIL
MICROSYSTEMS
A Division of ISSI

The sequential turn on display mode has 4 programmable styles: one by one, two by two, three by three or all simultaneous on, which is selected by a proper valued resistor, R<sub>SEQMD</sub>, connected from the SEQMODE pin to GND. It is recommended that R<sub>SEQMD</sub> be a 1% accuracy resistor with good temperature characteristic to ensure stability as shown in Figure 45.

Table 1 R<sub>SEQMD</sub> Resistance Versus Styles

$R_{SEQMD}(k\Omega)$	Sequential Turn On Style
0	One by One
27	Two by Two
62	Three by Three
150	All Simultaneous On

Whatever style is used, the startup delay time and interval delay time are always determined by the R<sub>STDEL</sub> and R<sub>INTDEL</sub> resistors. The simultaneously on channels can be combined in parallel to drive higher current LEDs.

Since the SEQEN pin logic level is only sampled at the voltage rising edge of the EN pin, the logic level of the SEQEN pin can be changed when a display mode is in progress, and the display mode will not be interrupted until next EN rising edge to sample the SEQEN pin logic level again (next BCM ON cycle) as shown in Figure 46.

If the application doesn't require to change the display mode, connect SEQEN pin to GND directly for traditional blink mode or connect to VINA via a  $10k\Omega$  resistor for sequential turn on mode. The SEQEN pin is high-voltage tolerant, however, if the SEQEN pin voltage is possibly higher than the VINA and VINB pins voltage at any time, a series resistor (recommend  $10k\Omega$ ) is required to limit the current flowing into the SEQEN pin. Since the VINB pin voltage may be regulated down close to the LED string forward voltage by the thermal shunt mechanism, a series resistor for SEQEN pin must be added in most applications as shown in Figure 44.




Figure 44 SEQEN Pin Connection for Sequential Turn On Display Mode Only




Figure 45 Sequential Turn On Mode (4 Styles)

LUMISSIL MICROSYSTEMS
A Division of [33]




Figure 46 Display Mode Switch

## MULTIPLE DEVICES SEQUENTIAL TURN ON OPERATION

If the system needs more channels for sequential turn on operation, multiple IS32LT3146 devices can be used to implement synchronized sequential turn on display. IS32LT3146 supports synchronization through an additional synchronization signal connection or stand-alone mode. When the IS32LT3146 devices are placed on same physical PCB board, then Synchronization Mode can be chosen. When the IS32LT3146 devices are placed on two or more different physical PCB boards and additional cables connecting the PCB boards are not allowed, then Stand-alone Mode can be chosen.

#### **Synchronization Mode**

As shown in Figure 3, synchronization mode is realized by synchronization signal daisy chain connection, connecting previous device's SEQOUT pin to the EN pin of subsequent device. The first device is enabled by the BCM ON/OFF blink signal connected to its EN pin.

The SEQOUT pin pulls high at an interval delay time after the last channel of the corresponding device turned on and pulls low once the EN pin of the corresponding device being pulled low as illustrated in Figure 47. The SEQOUT pin output is utilized to enable the subsequent device and implement consistent sequential turn on display. The startup

delay time of all devices should be set to "zero" (STDEL pin grounded to disable the startup delay time) and the interval delay time of all devices should be set to the same value.

Likewise, the other operation styles can use the synchronization mode as well to support higher current LEDs.

#### **Stand-Alone Mode**

As shown in Figure 2, there is no synchronization signal daisy chain connection needed among devices. The SEQOUT pins of all devices are left floating and the EN pins of all devices must be connected to the same BCM ON/OFF blink signal. The startup delay time of the first device is set to "zero" (STDEL pin grounded to disable the startup delay time). The startup delay time of the subsequent devices are set according to the total sequential turn on time of the previous devices. The interval delay time of all devices should be set to the same value as shown in Figure 48.

For example, if each device uses 6 channels, the startup delay time of #N device should be set:

$$t_{STDEL} = t_{INTDEL} \times [(N-1) \times 6]$$
 (15)

The consistency of the sequential turn on display is ensured by the accurate internal timer. Likewise, the other operation styles can use the stand-alone mode as well to support higher current LEDs.




Figure 47 Synchronization Mode




Figure 48 Stand-alone Mode



## **FAULT PROTECTION AND REPORTING**

For robust system reliability, the IS32LT3146 integrates the detection circuitry to protect various fault conditions and report the fault conditions on the FAULTB pin which can be monitored by an external host. The fault protections include LED string open/shorted, single LED shorted, ISET open/shorted, thermal roll-off (not reported) and thermal shutdown. The FAULTB pin will go low when the device enables fault detection and detects a fault condition.

The FMODE is a fault action mode set pin. Connecting a proper valued resistor, R<sub>FMODE</sub>, from this pin to GND selects various modes of action when faults are detected. Refer to Table 2 ~ Table 4. If  $R_{FMODE} = 0\Omega$  or  $27k\Omega$ , the fault action is in "One Fail All Fail" mode which means any channel encounters fault then all other normal channels will be turned off. The FAULTB pin supports both input and output functions. If  $R_{FMODE} = 62k\Omega$  or  $150k\Omega$ , the fault action is in "One Fail Other On" mode which means any channel encounters fault then all other normal channels will keep normal operation. The FAULTB pin supports output function only.

Table 2 R<sub>FMODE</sub> Resistance Versus Fault Actions

$R_{FMODE}(k\Omega)$	Fault Action	Single LED Short	
0	One Fail All	Retry Current in Faulty Channel	
27	Fail Mode	Latched Off Device	
62	One Fail Other	Retry Current in Faulty Channel	
150	On Mode	Fully On	

In the "One Fail All Fail" mode, the FAULTB pin supports both input and output functions. Externally pulling FAULTB pin low will disable the output, so the FAULTB pin is not allowed to float in this mode. An external resistor, R<sub>FAULTB</sub>, must be added to pull up FAULTB pin above 2.3V for normal operation. The recommended resistor value is 47kΩ. For lighting systems with multiple IS32LT3146 drivers which requires the complete lighting system be shut down when a fault is detected, the FAULTB pin can be used in a parallel connection. A fault output by one device will pull low the FAULTB pins of the other parallel connected devices and simultaneously turn them off. This satisfies the multiple devices "One Fail All Fail" operating requirement.

## **UV PIN FUNCTION**

The UV pin with a resistor divider from VINA is to program a undervoltage-lockout voltage threshold for LED string open and single LED shorted fault detections. That helps to prevent false fault detection due to the insufficient power supply voltage, such as power up transience. The UV pin voltage is higher

than V<sub>UVTH</sub> to enable these fault detections and lower than (Vuvth-Vuvth\_HY) to disable.




Figure 49 Externally UVLO for Fault Detection

The fault undervoltage-lockout voltage threshold can be computed using the following:

$$V_{FLT\_UVLO} = V_{UVTH} \times \frac{R_{UV1} + R_{UV2}}{R_{UV2}}$$
 (16)

To prevent false fault triggering, undervoltage-lockout voltage threshold should be set at the larger of the maximum voltage of all OUTx pins plus 1.5V margin or 9V (the minimum input voltage of 12V system):

$$V_{FLT\_UVLO} = \max[(V_{OUT\_MAX} + 1.5V), 9V]$$
 (17)

Where Vout MAX is the maximum voltage of all OUTx pins.

#### LED STRING OPEN PROTECTION

The LED string open detection is enabled after VINA voltage rising above a setting fault undervoltagelockout voltage threshold, VFLT UVLO. If any LED string is open, the corresponding OUTx pin will be pulled up close to VINB by its internal current source. When VINA>VFLT UVLO and the drop out voltage from the VINB pin to the OUTx pin, (VINB-VOUTx), falls below the LED string open detection voltage, Vocv, and persists for longer than the fault reporting delay time tfbdel (typical 2ms), the LED string open protection will be triggered and FAULTB pin will go low to report the fault condition. The faulty channel will reserve a retry current IRTR for recovery detection. The Remode value on the FMODE pin decides the fault action. If the  $R_{FMODE} = 0\Omega$  or  $27k\Omega$ , the fault protection mode is "One Fail All Fail" mode, so all other normal channels will be turned off. If the  $R_{FMODE} = 62k\Omega$  or  $150k\Omega$ , the fault protection mode is "One Fail Other On" mode which means that all other normal channels will keep normal operation. No matter in which fault protection mode, the device recovers to normal operation and the FAULTB pin will go back to high impedance once the open condition is removed, (VINB-VOUTX) rising above the LED string open detection voltage,  $(V_{OCV}+V_{OCV\_HY}).$ 

## LED STRING SHORT PROTECTION

The LED string short condition is detected if any one of OUTx pins voltage is lower than LED string short

LUMISSIL

detection voltage, V<sub>SCV</sub>. Once short condition occurs and persists for longer than the fault reporting delay time t<sub>FBDEL</sub> (typical 2ms), the LED string short protection will be triggered and the FAULTB pin will go low to report the fault condition. The faulty channel will reserve a retry current IRTR for recovery detection. The fault action is decided by the R<sub>FMODE</sub> resistor as well. If the  $R_{FMODE} = 0\Omega$  or  $27k\Omega$ , the fault protection mode is "One Fail All Fail" mode, so all other normal channels will be turned off. If the  $R_{FMODE} = 62k\Omega$  or 150k $\Omega$ , the fault protection mode is "One Fail Other On" which means that all other normal channels will keep normal operation. No matter in which fault protection mode, the device will recover to normal operation and FAULTB pin will go back to high impedance once the short condition is removed, the OUTx pin voltage rising above the LED string short detection voltage, (Vscv+Vscv HY).

## SINGLE LED SHORT DETECTION

The IS32LT3146 supports single LED short detection which is implemented by detecting the OUTx pins voltage. The detection is enabled/disabled by UV pin as well to prevent false triggers due to insufficient power supply VINA. The detection voltage threshold is set by a resistor R<sub>SLSTH</sub> connected from SLSTH pin to GND:

$$R_{SLSTH} = \frac{V_{SLSTH}}{3 \times I_{SUSTH}}$$
 (18)

Where V<sub>SLSTH</sub> is desired single LED short detection voltage threshold in Volt. The maximum V<sub>SLSTH</sub> should not exceed 8.5V.

It is recommended that R<sub>SLSTH</sub> be 1% accuracy resistor with good temperature characterization. The V<sub>SLSTH</sub> should be properly chosen within:

$$N \times V_{f\_MIN} > V_{SLSTH} > (N-1) \times V_{f\_MAX}$$
 (19)

Where N is the number of LEDs used in the strings,  $V_{f MAX}$  and  $V_{f MIN}$  are the maximum and minimum forward voltage of LEDs used.

When V<sub>INA</sub>>V<sub>FLT\_UVLO</sub> and any one of the OUTx pins voltage drops below V<sub>SLSTH</sub> but above LED string short detection voltage, V<sub>SCV</sub>, for longer than the fault reporting delay time tFBDEL (typical 2ms), the single LED short protection will be triggered and FAULTB pin will go low to report the fault condition. The fault action also is decided by the R<sub>FMODE</sub> resistor as in Table 2.

In the "One Fail All Fail" mode, all other normal channels will be turned off. If the  $R_{FMODE} = 0\Omega$ , the faulty channel will reserve a retry current IRTR for recovery detection. If the  $R_{FMODE} = 27k\Omega$ , the device will latch-in completely off state, including the faulty channel, until next power cycle.

In the "One Fail Other On" mode, all other normal channels will keep normal operation. If the R<sub>FMODE</sub> =  $62k\Omega$ , the faulty channel will reserve a retry current IRTR for recovery detection as well. If the Remode =  $150k\Omega,$  the faulty channel will be fully on; therefore all channels are fully on while fault condition is reported. Besides the latched-off mode of  $R_{FMODE}$ =27k $\Omega$ , the device will recover to normal operation and the FAULTB pin will go back to high impedance once the single LED short condition is removed, and V<sub>OUTx</sub> rising above the single LED short detection voltage, (Vslsth+Vslsth hy).

If the single LED short protection is unused, please connect the SLSTH pin to ground.

#### **ISET PIN OPEN/SHORT PROTECTION**

If the ISET pin is open or the connected resistor is too large in value (>RISET OC), and persists for longer than fault detection deglitch time t<sub>FBDT</sub>, the ISET pin open protection will be triggered. All channels will be turned off and the FAULTB pin will go low to report the fault condition.

The device is protected from an output overcurrent condition caused by RISET resistor. All output current is limited to an IOUT L value of 120mA should the ISET pin be shorted or connected resistor value is too low (<RISET SC). If the condition persists for longer than t<sub>FBDT</sub>, the ISET pin short protection will be triggered. All channels will be turned off and the FAULTB pin will go low to report the fault condition.

Once the resistance from the ISET pin to GND resumes to normal range, all channels will recover to normal operation and the FAULTB pin will go back to high impedance.

#### THERMAL ROLL-OFF PROTECTION

The output current will be equal to the set value as long as the junction temperature of the IC remains below T<sub>RO</sub> (Typ. 150°C). If the junction temperature exceeds this threshold, the output current of all channels will begin to reduce at a rate of about 3.7%/°C until thermal shutdown. Thermal roll-off protection won't be reported by the FAULTB pin.

## THERMAL SHUTDOWN PROTECTION

In the event that the junction temperature exceeds T<sub>SD</sub> (Typ. 175°C), all channels will go to the "OFF" state and FAULTB pin will pull low to report the fault condition. At this point, the IC presumably begins to cool off. Any attempt to toggle the outputs back to the source condition before the IC is cooled to below (TSD-T<sub>SDHY</sub>) (Typ. 155°C) will be blocked and the IC will not be allowed to restart. The FAULTB pin will recover to high impedance once the IC has cooled down.



Table 3 "One Fail All Fail" Mode Fault Actions

$R_{FMODE} = 0\Omega$ or $27k\Omega$ (ONE-FAIL-ALL-FAIL)									
UV Pin	Fault Type	Fault Condition	Oı	utput State	FAULTB Pin (with Input Function)	Recovery			
	LED string open		Disabled						
	LED string short	V <sub>OUTx</sub> <v<sub>SCV</v<sub>	Faulty channel outputs I <sub>RTR</sub> for recovery detection and other channels off		Pull low (If the FAULTB pins of multiple devices are tied together, all other devices will be off)	V <sub>OUTx</sub> >(V <sub>SCV</sub> +V <sub>SCV_HY</sub>			
	Single LED short				Disabled				
V <sub>UV</sub> <(V <sub>UV</sub>	ISET open	ISET pin to GND resistance>	All	channels off	Pull low	ISET pin to GND resistance resumes to normal range			
V <sub>UVTH_HY</sub> )	ISET short	ISET pin to GND resistance< R <sub>ISET_SC</sub>	All	channels off	(If the FAULTB pins of multiple devices are tied together, all other devices will be off)	ISET pin to GND resistance resumes to normal range			
	Thermal shutdown	T <sub>J</sub> >T <sub>SD</sub>	All	channels off		T <sub>J</sub> <(T <sub>SD</sub> -T <sub>SDHY</sub> )			
	Thermal roll-off	T <sub>J</sub> >T <sub>RO</sub>	Output current of all channels linearly decreases toward zero following T <sub>J</sub> increasing		High impedance (If the FAULTB pins of multiple devices are tied together, all other devices will be on)	T <sub>J</sub> <t<sub>RO</t<sub>			
	LED string open	(V <sub>INB</sub> -V <sub>OUTx</sub> ) <v<sub>OCV</v<sub>	Faulty channel outputs I <sub>RTR</sub> for recovery detection and other channels off			(V <sub>INB</sub> - V <sub>OUTx</sub> )>(V <sub>OCV</sub> +V <sub>OCV</sub> _ HY)			
	LED string short	V <sub>OUTx</sub> <v<sub>SCV</v<sub>	Faulty channel outputs I <sub>RTR</sub> for recovery detection and other channels off			V <sub>OUTx</sub> >(V <sub>SCV</sub> +V <sub>SCV_HY</sub>			
	Single LED short	V <sub>OUTx</sub> <v<sub>SLSTH</v<sub>	R <sub>FMODE</sub> = 0Ω	Faulty channel outputs I <sub>RTR</sub> for recovery detection and other channels	Pull low (If the FAULTB pins of multiple devices are tied together, all	V <sub>OUTx</sub> >(V <sub>SLSTH</sub> + V <sub>SLSTH_HY</sub> )			
V <sub>UV</sub> >V <sub>UVT</sub>			$R_{FMODE}$ = $27k\Omega$	All channels latched off	other devices will be off)	Power cycle			
н	ISET open	ISET pin to GND resistance>	All	channels off		ISET pin to GND resistance resumes to normal range			
	ISET short	ISET pin to GND resistance< RISET_SC	All channels off			ISET pin to GND resistance resumes to normal range			
	Thermal shutdown	T <sub>J</sub> >T <sub>SD</sub>	All	channels off		T <sub>J</sub> <(T <sub>SD</sub> -T <sub>SDHY</sub> )			
	Thermal roll-off	T <sub>J</sub> >T <sub>RO</sub>	Output current of all channels linearly decreases toward zero following T <sub>J</sub> increasing		channels linearly decreases toward zero following T <sub>J</sub>		High impedance (If the FAULTB pins of multiple devices are tied together, all other devices will be on)	T <sub>J</sub> <t<sub>RO</t<sub>	

LUMISSIL MICROSYSTEMS
A Division of ISSI

Table 4 "One Fail Other On" Mode Fault Actions

$R_{FMODE} = 62k\Omega \text{ or } 150k\Omega \text{ (ONE-FAIL-OTHER-ON)}$									
UV Pin	Fault Type	Fault Condition	Out	put State	FAULTB Pin (without Input Function)	Recovery			
	LED string open			С	Disabled				
	LED string short	V <sub>OUTx</sub> <v<sub>SCV</v<sub>	Faulty channel outputs I <sub>RTR</sub> for recovery detection and other channels on		Pull low (If the FAULTB pins of multiple devices are tied together, all other devices will be on)	V <sub>OUTx</sub> >(V <sub>SCV</sub> +V <sub>SCV</sub> _			
	Single LED short			С	Disabled				
V <sub>UV</sub> <(V <sub>UV</sub>	ISET open	ISET pin to GND resistance>	All c	hannels off	Pull low	ISET pin to GND resistance resume to normal range			
$V_{UVTH\_HY}$ )	ISET short	ISET pin to GND resistance< RISET_SC	All c	hannels off	(If the FAULTB pins of multiple devices are tied together, all other devices will be on)	ISET pin to GND resistance resume to normal range			
	Thermal shutdown	T <sub>J</sub> >T <sub>SD</sub>	All channels off			$T_J < (T_{SD} - T_{SDHY})$			
	Thermal roll-off	T <sub>J</sub> >T <sub>RO</sub>	Output current of all channels linearly decreases toward zero following T <sub>J</sub> increasing		High impedance (If the FAULTB pins of multiple devices are tied together, all other devices will be on)	T <sub>J</sub> <t<sub>RO</t<sub>			
	LED string open	(V <sub>INB</sub> -V <sub>OUTx</sub> ) <v<sub>OCV</v<sub>	Faulty channel outputs I <sub>RTR</sub> for recovery detection and other channels on			(V <sub>INB</sub> - V <sub>OUTx</sub> )>(V <sub>OCV</sub> +V <sub>OCV</sub>			
	LED string short	V <sub>OUTx</sub> <v<sub>SCV</v<sub>	for recove	nnel outputs I <sub>RTR</sub> ry detection and channels on		V <sub>OUTx</sub> >(V <sub>SCV</sub> +V <sub>SCV_1</sub>			
V <sub>UV</sub> >V <sub>UVT</sub>	Single LED short	V <sub>OUTx</sub> <v<sub>SLSTH</v<sub>	$R_{\text{FMODE}} = 62 \text{k}\Omega$	Faulty channel outputs I <sub>RTR</sub> for recovery detection and other channels on	Pull low (If the FAULTB pins of multiple devices are tied together, all	V <sub>OUTx</sub> >(V <sub>SLSTH</sub> + V <sub>SLSTH_HY</sub> )			
			$R_{\text{FMODE}} = 150 \text{k}\Omega$	All channels on	other devices will be on)				
	ISET open	ISET pin to GND resistance>	All c	hannels off		ISET pin to GND resistance resume to normal range			
	ISET short	ISET pin to GND resistance< RISET_SC	All channels off			ISET pin to GND resistance resume to normal range			
	Thermal shutdown	T <sub>J</sub> >T <sub>SD</sub>	All c	hannels off		T <sub>J</sub> <(T <sub>SD</sub> -T <sub>SDHY</sub> )			
	Thermal roll-off	T <sub>J</sub> >T <sub>RO</sub>	channels li toward z	current of all nearly decreases ero following T <sub>J</sub> creasing	High impedance (If the FAULTB pins of multiple devices are tied together, all other devices will be on)	T <sub>J</sub> <t<sub>RO</t<sub>			

## THERMAL CONSIDERATIONS

The package thermal resistance,  $\theta_{JA}$ , determines the amount of heat that can pass from the silicon die to the surrounding ambient environment. The  $\theta_{JA}$  is a measure of the temperature rise created by power dissipation and is usually measured in degree Celsius per watt (°C/W). The junction temperature,  $T_{J}$ , can be calculated by the rise of the silicon temperature,  $\Delta T$ , the power dissipation on IS32LT3146,  $P_{3146}$ , and the

package thermal resistance,  $\theta_{\text{JA}},$  as in following equation:

$$T_J = T_A + \Delta T = T_A + P_{3146} \times \theta_{JA}$$
 (20)

The  $P_{3146}$  is descripted in the "Thermal Shunt Mechanism" section.

When operating the chip at high ambient temperatures, or when the supply voltage is high, care must be taken to avoid exceeding the package



power dissipation limits. The maximum power dissipation at  $T_A$ =25 $^{\circ}$ C can be calculated using the following equation:

$$P_{D(MAX)} = \frac{150^{\circ}C - 25^{\circ}C}{\theta_{IA}}$$
 (21)

So,

$$P_{D(MAX)} = \frac{150^{\circ}C - 25^{\circ}C}{31.8^{\circ}C/W} \approx 3.93W$$

for eTSSOP-20 package.

Figure 50, shows the power derating of the IS32LT3146 on a JEDEC board (in accordance with JESD 51-5 and JESD 51-7) standing in still air.




Figure 50 Dissipation Curve (eTSSOP-20)

In the thermal shunt application, the R<sub>P</sub> will share quite a lot power dissipation; therefore its package power rating should be sufficient to prevent heat run away.

When designing the Printed Circuit Board (PCB) layout, double-sided PCB with a large copper area on each side of the board directly under the IS32LT3146 and the thermal shunt resistor. Multiple thermal vias, as shown in Figure 51, will help to conduct heat from the exposed pad of the IS32LT3146 and the thermal shunt resistor to the copper on each side of the board. To avoid the heat buildup, the thermal shunt resistor should be spread out on the PCB board with some distance from IS32LT3146.




Figure 51 Board Via Layout For Thermal Dissipation



## **CLASSIFICATION REFLOW PROFILES**

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 52 Classification Profile



## **PACKAGE INFORMATION**


## eTSSOP-20





## **RECOMMENDED LAND PATTERN**

## eTSSOP-20



#### Note:

- 1. Land pattern complies to IPC-7351.
- 2. All dimensions in MM.
- 3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. user's board manufacturing specs), user must determine suitability for use.





**REVISION HISTORY** 

Revision	Detail Information	Date
А	Initial release	2022.03.03
В	Update figure 34, remove PWM1 pin	2022.06.09