

DM74AS74

Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear

General Description

The AS74 is a dual edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and \bar{Q} outputs.

Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect.

Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of LOW level signal.

Features


- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over S74 at approximately half the power

Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| DM74AS74M | M14A | 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow |
| DM74AS74SJX | M14D | 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| DM74AS74N | N14A | 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table


| Inputs | | | | Outputs | |
|--------|-----|-----|---|------------|-------------|
| PR | CLR | CLK | D | Q | \bar{Q} |
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | L | X | X | H (Note 1) | H (Note 1) |
| H | H | ↑ | H | H | L |
| H | H | ↑ | L | L | H |
| H | H | L | X | Q_0 | \bar{Q}_0 |

L = LOW State
H = HIGH State
X = Don't Care
↑ = Positive Edge Transition
 Q_0 = Previous Condition of Q

Note 1: This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (HIGH) level. The output levels in this condition are not guaranteed to meet the V_{OH} specification.

DM74AS74 Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear

Logic Diagram



Absolute Maximum Ratings(Note 2)

| | |
|--------------------------------------|-----------------|
| Supply Voltage | 7V |
| Input Voltage | 7V |
| Operating Free Air Temperature Range | 0°C to +70°C |
| Storage Temperature Range | –65°C to +150°C |
| Typical θ_{JA} | |
| N Package | 76.0°C/W |
| M Package | 107.0°C/W |

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units |
|--------------|--------------------------------|----------------|-----|-----|-------|
| V_{CC} | Supply Voltage | 4.5 | 5 | 5.5 | V |
| V_{IH} | HIGH Level Input Voltage | 2 | | | V |
| V_{IL} | LOW Level Input Voltage | | | 0.8 | V |
| I_{OH} | HIGH Level Output Current | | | –2 | mA |
| I_{OL} | LOW Level Output Current | | | 20 | mA |
| f_{CLK} | Clock Frequency | 0 | | 105 | MHz |
| $t_{W(CLK)}$ | Width of Clock Pulse | HIGH | 4 | | ns |
| | | LOW | 5.5 | | ns |
| t_W | Pulse Width Preset & Clear LOW | 4 | | | ns |
| t_{SU} | Data Setup Time (Note 3) | 4.5 \uparrow | | | ns |
| t_{SU} | PRE or CLR Setup-Time (Note 3) | 2 \uparrow | | | ns |
| t_H | Data Hold Time (Note 3) | 0 \uparrow | | | ns |
| T_A | Free Air Operating Temperature | 0 | | 70 | °C |

Note 3: The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^\circ C$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|----------|-----------------------------------|--|---------------|------|------|---------|
| V_{IK} | Input Clamp Voltage | $V_{CC} = 4.5V$, $I_I = -18\text{ mA}$ | | | –1.2 | V |
| V_{OH} | HIGH Level Output Voltage | $V_{CC} = 4.5V$ to $5.5V$, $I_{OH} = -2\text{ mA}$ | $V_{CC} - 2$ | | | V |
| V_{OL} | LOW Level Output Voltage | $V_{CC} = 4.5V$, $V_{IH} = \text{Max}$, $I_{OL} = 20\text{ mA}$ | | 0.35 | 0.5 | V |
| I_I | Input Current @ Max Input Voltage | $V_{CC} = 5.5V$, $V_{IH} = 7V$ | | | 0.1 | mA |
| I_{IH} | HIGH Level Input Current | $V_{CC} = 5.5V$, $V_{IH} = 2.7V$ | Clock, D | | 20 | μA |
| | | | Preset, Clear | | 40 | μA |
| I_{IL} | LOW Level Input Current | $V_{CC} = 5.5V$, $V_{IL} = 0.4V$ | Clock, D | | –0.5 | mA |
| | | | Preset, Clear | | –1.8 | mA |
| I_O | Output Drive Current | $V_{CC} = 5.5V$, $V_O = 2.25V$ | –30 | | –112 | mA |
| I_{CC} | Supply Current | $V_{CC} = 5.5V$ | | 10.5 | 16 | mA |


Switching Characteristics

over recommended operating free air temperature range


| Symbol | Parameter | Conditions | From | To | Min | Max | Units |
|-----------|--|------------------------------------|--------------------|--------------------------|-----|------|-------|
| f_{MAX} | Maximum Clock Frequency | $V_{CC} = 4.5V$ to $5.5V$ | | | 105 | | MHz |
| t_{PLH} | Propagation Delay Time LOW-to-HIGH Level Output | $R_L = 500\Omega$ $C_L = 50$ pF | Preset or Clear | Q or \overline{Q} | 3 | 7.5 | ns |
| t_{PHL} | Propagation Delay Time HIGH-to-LOW Level Output | | Preset or Clear | Q or \overline{Q} | 3.5 | 10.5 | ns |
| t_{PLH} | Propagation Delay Time LOW-to-HIGH Level Output | | Clock | Q or \overline{Q} | 3.5 | 8 | ns |
| t_{PHL} | Propagation Delay Time HIGH-to-LOW Level Output | | Clock | Q or \overline{Q} | 4.5 | 9 | ns |

Physical Dimensions inches (millimeters) unless otherwise noted



**14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M14A**



LAND PATTERN RECOMMENDATION




DIMENSIONS ARE IN MILLIMETERS



NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION,
ESTABLISHED IN DECEMBER, 1998.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD
FLASH, AND TIE BAR EXTRUSIONS.


M14DRevB1



DETAIL A

**14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M14D**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N14A

N14A (REV F)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

find products

[Home](#) >> [Find products](#) >>

[Products groups](#)

[Analog and Mixed
Signal](#)

[Discrete
Interface](#)

[Logic](#)

[Microcontrollers](#)

[Non-Volatile](#)

[Memory](#)

[Optoelectronics](#)

[Markets and
applications](#)

[New products](#)

[Product selection and
parametric search](#)

[Cross-reference
search](#)

technical information

buy products

technical support

my Fairchild

company

DM74AS74

Dual D Positive-Edge-Triggered Flip-Flop
with Preset and Clear

Contents

[General description](#) | [Features](#) | [Product
status/pricing/packaging](#)

General description

The AS74 is a dual edge-triggered flip-flops.
Each flip-flop has individual D, clock, clear
and preset inputs, and also complementary Q
and Q# outputs.

Information at input D is transferred to the Q
output on the positive going edge of the clock
pulse. Clock triggering occurs at a voltage
level of the clock pulse and is not directly
related to the transition time of the positive
going pulse. When the clock input is at either
the HIGH or LOW level, the D input signal has
no effect.

Asynchronous preset and clear inputs will set
or clear Q output respectively upon the
application of LOW level signal.

[back to top](#)

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed
over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted
Schottky TTL process
- Functionally and pin-for-pin compatible
with Schottky and LS TTL counterpart
- Improved AC performance over S74 at
approximately half the power

Datasheet

[Download this
datasheet](#)

PDF

[e-mail this datasheet](#)

[E-

This page
[Print version](#)

Related Links

[Request samples](#)

[How to order products](#)

[Product Change Notices
\(PCNs\)](#)

[Support](#)

[Distributor and field sales
representatives](#)

[Quality and reliability](#)

[Design tools](#)

[back to top](#)

Product status/pricing/packaging

| Product | Product status | Pricing* | Package type | Leads | Package marking | Packing method |
|-------------|-----------------|----------|----------------------|-------|--------------------------|----------------|
| DM74AS74M | Full Production | \$0.381 | SOIC | 14 | \$Y&Z&2&T DM74AS74M | RAIL |
| DM74AS74SJ | Full Production | \$0.58 | SOP | 14 | \$Y&Z&2&T AS74SJ | RAIL |
| DM74AS74MX | Full Production | \$0.381 | SOIC | 14 | \$Y&Z&2&T DM74AS74M | TAPE REEL |
| DM74AS74SJX | Full Production | \$0.58 | SOP | 14 | \$Y&Z&2&T AS74SJ | TAPE REEL |
| DM74AS74N | Full Production | \$0.381 | DIP | 14 | \$Y&Z&4&T&P DM74AS74N | RAIL |

* 1,000 piece Budgetary Pricing

[back to top](#)

[Home](#) | [Find products](#) | [Technical information](#) | [Buy products](#) |
[Support](#) | [Company](#) | [Contact us](#) | [Site index](#) | [Privacy policy](#)

© Copyright 2002 Fairchild Semiconductor