


SN54AS181B, SN74AS181B ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

- Package Options Include Compact 300-mil or Standard 600-mil DIPs and Both Plastic and Ceramic Chip Carriers
- Full Look-Ahead for High-Speed Operations on Long Words
- Arithmetic Operating Modes:
 - Addition
 - Subtraction
 - Shift Operand A One Position
 - Magnitude Comparison
- Plus Twelve Other Arithmetic Operations
- Logic Function Modes
 - Exclusive-OR
 - Comparator
 - AND, NAND, OR, NOR
- Dependable Texas Instruments Quality and Reliability

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for J, JT, N, and NT packages.

TYPICAL ADDITION TIMES ($C_L = 15 \text{ pF}$, $R_L = 280 \Omega$, $T_A = 25^\circ\text{C}$)

NUMBER OF BITS	ADDITION TIMES			PACKAGE COUNT		CARRY METHOD BETWEEN ALUs
	USING 'AS181B AND 'AS882	USING 'AS881B AND 'AS882	USING 'S181 AND 'S182	ARITHMETIC LOGIC UNITS	LOOK-AHEAD CARRY GENERATORS	
1 to 4	5 ns	5 ns	11 ns	1		None
5 to 8	10 ns	10 ns	18 ns	2		Ripple
9 to 16	14 ns	14 ns	19 ns	3 or 4	1	Full Look-Ahead
17 to 64	19 ns	19 ns	28 ns	5 to 16	2 to 5	Full Look-Ahead


SN54AS181B . . . JT OR JW PACKAGE
SN74AS181B . . . N OR NT PACKAGE

(TOP VIEW)



SN54AS181B . . . FK PACKAGE
SN74AS181B . . . FN PACKAGE

(TOP VIEW)



NC-No internal connection

PRODUCTION DATA Information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1986, Texas Instruments Incorporated
SBASIC

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

■ 8961723 0103611 770 ■

SN54AS181B, SN74AS181B ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

description

The 'AS181B arithmetic logic units (ALU)/function generators have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S_0, S_1, S_2, S_3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs, \bar{G} and \bar{P} , for the four bits in the package. When used in conjunction with the SN54AS882 or SN74AS882 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown previously illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'AS882 circuits with these ALUs to provide multilevel full carry look-ahead is illustrated under signal designations.

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The 'AS181B will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	A0	B0	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3	C_n	C_{n+4}	\bar{P}	G
Active-low data (Table 2)	A0	B0	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3	C_n	C_{n+4}	X	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is $A - B - 1$, which requires an end-around or forced carry to provide $A - B$.

The 'AS181B can also be utilized as a comparator. The $A = B$ output is internally decoded from the function outputs (F_0, F_1, F_2, F_3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality ($A = B$). The ALU must be in the subtract mode with $C_n = H$ when performing this comparison. The $A = B$ output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select input S_3, S_2, S_1, S_0 at L, H, H, L, respectively.

INPUT C_n	OUTPUT C_{n+4}	ACTIVE-LOW DATA (Figure 1)	ACTIVE-HIGH DATA (Figure 2)
H	H	$A \geq B$	$A \leq B$
H	L	$A < B$	$A > B$
L	H	$A > B$	$A < B$
L	L	$A \leq B$	$A \geq B$

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S_0, S_1, S_2, S_3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

■ 8961723 0103612 607 ■

SN54AS181B, SN74AS181B ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

signal designations

In both Figures 1 and 2, the polarity indicators (Δ) indicate that the associated input or output is active-low with respect to the function shown inside the symbol and the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table 1. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table 2. The 'AS181B together with 'AS882 and 'S182 can be used with the signal designation of either Figure 1 or Figure 2.




Figure 1
(Use With Table 1)




Figure 2
(Use With Table 2)

SN54AS181B, SN74AS181B ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

TABLE 1

SELECTION				ACTIVE-LOW DATA		
				M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
S3	S2	S1	S0		C _n = L (no carry)	C _n = H (with carry)
L	L	L	L	F = A	F = A MINUS 1	F = A
L	L	L	H	F = AB	F = AB MINUS 1	F = AB
L	L	H	L	F = A + B	F = AB MINUS 1	F = AB
L	L	H	H	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	H	L	L	F = A + B	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
L	H	L	H	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
L	H	H	L	F = A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B
L	H	H	H	F = A + B	F = A + B	F = (A + B) PLUS 1
H	L	L	L	F = AB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
H	L	L	H	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1
H	L	H	L	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
H	L	H	H	F = A ⊕ B	F = (A + B)	F = (A + B) PLUS 1
H	H	L	L	F = 0	F = A PLUS A†	F = A PLUS A PLUS 1
H	H	L	H	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
H	H	H	L	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1
H	H	H	H	F = A	F = A PLUS 1	F = A PLUS 1

TABLE 2

SELECTION				ACTIVE-LOW DATA		
				M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
S3	S2	S1	S0		C _n = L (no carry)	C _n = H (with carry)
L	L	L	L	F = A	F = A	F = A PLUS 1
L	L	L	H	F = A + B	F = A + B	F = (A + B) PLUS 1
L	L	H	L	F = AB	F = A + B	F = (A + B) PLUS 1
L	L	H	H	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L	H	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1
L	H	L	H	F = B	F = (A + B) PLUS A + B	F = (A + B) PLUS AB PLUS 1
L	H	H	L	F = A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B
L	H	H	H	F = AB	F = AB MINUS 1	F = A B
H	L	L	L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1
H	L	L	H	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1
H	L	H	L	F = B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
H	L	H	H	F = AB	F = AB MINUS 1	F = AB
H	H	L	L	F = 1	F = A PLUS A†	F = A PLUS A PLUS 1
H	H	L	H	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
H	H	H	L	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
H	H	H	H	F = A	F = A MINUS 1	F = A

† Each bit is shifted to the next more significant position.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

■ 8961723 0103614 48T ■

SN54AS181B, SN74AS181B
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

logic diagram (positive logic)



Pin numbers shown are for JT, JW, N, and NT packages.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

■ 8961723 0103615 316 ■

SN54AS181B, SN74AS181B

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Input voltage	7 V
Off-state output voltage (A = B output only)	7 V
Operating free-air temperature range: SN54AS181B	-55°C to 125°C
SN74AS181B	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		SN54AS181B			SN74AS181B			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
V _{OH}	High-level output voltage	A = B output only		5.5			5.5	V
I _{OH}	High-level output current	All outputs except A = B and G		-2			-2	mA
		G		-3			-3	
I _{OL}	Low-level output current	All outputs except G		20			20	mA
		G		48			48	
T _A	Operating free-air temperature	-55		125	0		70	°C

SN54AS181B, SN74AS181B
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54AS181B			SN74AS181B			UNIT	
		MIN	TYPT [†]	MAX	MIN	TYPT [†]	MAX		
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V	
V _{OH}	Any output except A = B	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -2 mA	V _{CC} -2		V _{CC} -2			V	
	G	V _{CC} = 4.5 V, I _{OH} = -3 mA	2.4	3.4	2.4	3.4		V	
V _{OL}	Any output except G	V _{CC} = 4.5 V, I _{OL} = 20 mA	0.3	0.5	0.3	0.5		V	
	G	V _{CC} = 4.5 V, I _{OL} = 48 mA	0.4	0.5	0.4	0.5		V	
I _{OH}	A = B	V _{CC} = 4.5 V, V _{OH} = 5.5 V			0.1		0.1	mA	
I _I	M input	V _{CC} = 5.5 V, V _I = 7 V			0.1		0.1	mA	
	Any A or B input				0.3		0.3		
	Any S input				0.4		0.4		
	Carry input				0.6		0.6		
I _{IH}	M input	V _{CC} = 5.5 V, V _I = 2.7 V			20		20	μA	
	Any A or B input				60		60		
	Any S input				80		80		
	Carry input				120		120		
I _{IL}	M input	V _{CC} = 5.5 V, V _I = 0.4 V			-0.5		-0.5	mA	
	Any A or B input				-1.5		-1.5		
	Any S input				-2		-2		
	Carry input				-3		-3		
I _O [‡]	All outputs except A = B and G	V _{CC} = 5.5 V, V _O = 2.25 V	-30	-45	-112	-30	-45	-112	mA
	G		-30		-125	-30		-125	
I _{CC}	V _{CC} = 5.5 V		74	117		74	117		mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, I_{OS}.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

■ 8961723 0103617 199 ■

SN54AS181B, SN74AS181B ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$		UNIT	
				$C_L = 50 \text{ pF},$			
				$R_L = 500 \Omega,$			
t_{PLH}	C_n	C_{n+4}		t_{PLH} SN54AS181B	t_{PLH} SN74AS181B	ns	
				MIN	MAX		
t_{PHL}	\bar{A} or \bar{B}	C_{n+4}	$M = 0 \text{ V}, S_1 = S_2 = 0 \text{ V},$ $S_0 = S_3 = 4.5 \text{ V}$ (SUM mode)	3	9	ns	
t_{PHL}				2	7	ns	
t_{PLH}	\bar{A} or \bar{B}	C_{n+4}	$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V},$ $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	3.5	13	ns	
t_{PHL}				3.5	12.5	ns	
t_{PLH}	C_n	Any \bar{F}	$M = 0 \text{ V}$ (SUM or DIFF mode)	5	14.5	ns	
t_{PHL}				5	13.5	ns	
t_{PLH}	\bar{A} or \bar{B}	\bar{G}	$M = 0 \text{ V}, S_1 = S_2 = 0 \text{ V},$ $S_0 = S_3 = 4.5 \text{ V}$ (SUM mode)	3	8.5	ns	
t_{PHL}				2	7	ns	
t_{PLH}	\bar{A} or \bar{B}	\bar{G}	$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V},$ $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	3	10.5	ns	
t_{PHL}				2	9	ns	
t_{PLH}	\bar{A} or \bar{B}	\bar{P}	$M = 0 \text{ V}, S_1 = S_2 = 0 \text{ V},$ $S_0 = S_3 = 4.5 \text{ V}$ (SUM mode)	3	8.5	ns	
t_{PHL}				2	7.5	ns	
t_{PLH}	\bar{A} or \bar{B}	\bar{P}	$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V},$ $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	3	10.5	ns	
t_{PHL}				3	8.5	ns	
t_{PLH}	A_i or \bar{B}_i	\bar{F}_i	$M = 0 \text{ V}, S_1 = S_2 = 0 \text{ V},$ $S_0 = S_3 = 4.5 \text{ V}$ (SUM mode)	3	11	ns	
t_{PHL}				3	9	ns	
t_{PLH}	A_i or \bar{B}_i	\bar{F}_i	$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V},$ $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	3	12	ns	
t_{PHL}				3	11	ns	
t_{PLH}	\bar{A} or \bar{B}	Any \bar{F}	$M = 0 \text{ V}, S_1 = S_2 = 0 \text{ V},$ $S_0 = S_3 = 4.5 \text{ V}$ (SUM mode)	3	13.5	ns	
t_{PHL}				3	13	ns	
t_{PLH}	\bar{A} or \bar{B}	Any \bar{F}	$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V},$ $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	3	16	ns	
t_{PHL}				3	13	ns	
t_{PLH}	\bar{A}_i or \bar{B}_i	\bar{F}_i	$M = 4.5 \text{ V}$ (LOGIC mode)	3	12.5	ns	
t_{PHL}				3	10	ns	
t_{PLH}	\bar{A} or \bar{B}	$A = B$	$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V},$ $S_1 = S_2 = 4.5 \text{ V}$ (DIFF mode)	4	19	ns	
t_{PHL}				5	18.5	ns	
						17	
						15	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

■ 8961723 0103618 025 ■

SN54AS181B, SN74AS181B
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

PARAMETER MEASUREMENT INFORMATION

SUM MODE TEST TABLE
FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE NOTE 1)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} and \bar{B}	C_n	\bar{F}_i	In-Phase
t _{PHL}				Remaining \bar{A} and \bar{B}			
t _{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B}	C_n	\bar{F}_i	In-Phase
t _{PHL}				Remaining \bar{A} and \bar{B}			
t _{PLH}	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{P}	In-Phase
t _{PHL}				None	Remaining \bar{A} and \bar{B}, C_n		
t _{PLH}	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{P}	In-Phase
t _{PHL}				None	Remaining \bar{A} and \bar{B}, C_n		
t _{PLH}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{B}	Remaining \bar{A}, C_n	\bar{G}	In-Phase
t _{PHL}				Remaining \bar{B}	Remaining \bar{A}, C_n		
t _{PLH}	\bar{B}_i	None	\bar{A}_i	Remaining \bar{B}	Remaining \bar{A}, C_n	\bar{G}	In-Phase
t _{PHL}				Remaining \bar{B}	Remaining \bar{A}, C_n		
t _{PLH}	C_n	None	None	All \bar{A}	All \bar{B}	$C_n + 4$	In-Phase
t _{PHL}				Remaining \bar{B}	Remaining \bar{A}, C_n		
t _{PLH}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{B}	Remaining \bar{A}, C_n	$C_n + 4$	Out-of-Phase
t _{PHL}				Remaining \bar{B}	Remaining \bar{A}, C_n		
t _{PLH}	\bar{B}_i	None	\bar{A}_i	Remaining \bar{B}	Remaining \bar{A}, C_n	$C_n + 4$	Out-of-Phase
t _{PHL}				Remaining \bar{B}	Remaining \bar{A}, C_n		

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

■ 8961723 0103619 T61 ■

SN54AS181B, SN74AS181B ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

PARAMETER MEASUREMENT INFORMATION

DIFF MODE TEST TABLE

FUNCTION INPUTS: S1 = S2 = 4.5 V, S0 = S3 = M = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE NOTE 1)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
tPLH	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A}	Remaining B, C_n	\bar{F}_i	In-Phase
tPHL							
tPLH	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A}	Remaining B, C_n	\bar{F}_i	Out-of-Phase
tPHL							
tPLH	\bar{A}_i	None	\bar{B}_i	None	Remaining \bar{A} and \bar{B}, C_n	\bar{P}	In-Phase
tPHL							
tPLH	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{P}	Out-of-Phase
tPHL							
tPLH	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{G}	In-Phase
tPHL							
tPLH	\bar{B}_i	None	\bar{A}_i	None	Remaining \bar{A} and \bar{B}, C_n	\bar{G}	Out-of-Phase
tPHL							
tPLH	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A}	Remaining \bar{B}, C_n	A = B	In-Phase
tPHL							
tPLH	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A}	Remaining \bar{B}, C_n	A = B	Out-of-Phase
tPHL							
tPLH	C_n	None	None	All \bar{A} and \bar{B}	None	$C_n + 4$ or any \bar{F}	In-Phase
tPHL							
tPLH	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A}, \bar{B}, C_n	$C_n + 4$	Out-of-Phase
tPHL							
tPLH	\bar{B}_i	None	\bar{A}_i	None	Remaining \bar{A}, \bar{B}, C_n	$C_n + 4$	In-Phase
tPHL							

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54AS181B, SN74AS181B
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDAS093A - D2661, DECEMBER 1985 - REVISED MAY 1986

PARAMETER MEASUREMENT INFORMATION

LOGIC MODE TEST TABLE

FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (see Note 1)
		APPLY 4.5 V	APPLY GND	APPLY GND	APPLY 4.5 V		
t _{PLH}	\bar{A}_i	\bar{B}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{F}_i	Out-of-Phase
t _{PHL}		\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B}, C_n		
t _{PLH}	\bar{B}_i	\bar{A}_i	None	None	Remaining \bar{A} and \bar{B}, C_n	\bar{F}_i	Out-of-Phase
t _{PHL}		\bar{A}_i	None	None	Remaining \bar{A} and \bar{B}, C_n		

INPUT BITS EQUAL/NOT EQUAL TEST TABLE

FUNCTION INPUTS: S0 = S3 = M = 4.5 V, S1 = S2 = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE NOTE 1)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} and \bar{B}, C_n	None	\bar{P}	Out-of-Phase
t _{PHL}		\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B}, C_n		
t _{PLH}	\bar{A}_i	None	\bar{B}_i	Remaining \bar{A} and \bar{B}, C_n	None	\bar{P}	In-Phase
t _{PHL}		\bar{A}_i	None	\bar{B}_i	Remaining \bar{A} and \bar{B}, C_n		
t _{PLH}	\bar{B}_i	None	\bar{A}_i	Remaining \bar{A} and \bar{B}, C_n	None	\bar{P}	In-Phase
t _{PHL}	\bar{B}_i	None	\bar{A}_i	Remaining \bar{A} and \bar{B}, C_n	None		
t _{PLH}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A} and \bar{B}, C_n	None	C_{n+4}	In-Phase
t _{PHL}		\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B}, C_n		
t _{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{A} and \bar{B}, C_n	None	C_{n+4}	Out-of-Phase
t _{PHL}		\bar{A}_i	None	\bar{B}_i	Remaining \bar{A} and \bar{B}, C_n		

INPUT PAIRS HIGH/NOT HIGH TEST TABLE

FUNCTION INPUTS: S2 = M = 4.5 V, S0 = S1 = S3 = 0 V

PARAMETER	INPUT UNDER TEST	OTHER INPUT SAME BIT		OTHER DATA INPUTS		OUTPUT UNDER TEST	OUTPUT WAVEFORM (SEE NOTE 1)
		APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
t _{PLH}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A}, C_n	Remaining \bar{B}	\bar{P}	In-Phase
t _{PHL}		\bar{B}_i	\bar{A}_i	None	Remaining \bar{B}, C_n		
t _{PLH}	\bar{A}_i	\bar{B}_i	None	Remaining \bar{A}, C_n	Remaining \bar{B}	C_{n+4}	Out-of-Phase
t _{PHL}		\bar{B}_i	\bar{A}_i	None	Remaining \bar{B}, C_n		
t _{PLH}	\bar{B}_i	\bar{A}_i	None	Remaining \bar{B}, C_n	Remaining \bar{A}	C_{n+4}	Out-of-Phase
t _{PHL}		\bar{A}_i	None	\bar{B}_i	Remaining \bar{B}, C_n		

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

■ 8961723 0103621 61T ■