



F100171 Triple 4-Input Multiplexer with Enable


General Description

The F100171 contains three 4-input multiplexers which share a common decoder (inputs S_0 and S_1). Output buffer gates provide true and complement outputs. A HIGH on the Enable input (\bar{E}) forces all true outputs LOW (see Truth Table). All inputs have $50\text{ k}\Omega$ pull-down resistors.

Refer to the F100371 datasheet for:
 PCC packaging
 Lower power
 Military versions
 Extended voltage specs (-4.2V to -5.7V)

Ordering Code: See Section 8

Logic Symbol




TL/F/9869-3

Pin Names	Description
$I_{0x}-I_{3x}$	Date Inputs
S_0, S_1	Select Inputs
\bar{E}	Enable Input (Active LOW)
Z_a-Z_c	Data Outputs
$\bar{Z}_a-\bar{Z}_c$	Complementary Data Outputs


Connection Diagrams

24-Pin DIP




TL/F/9869-1

24-Pin Quad Cerpak



TL/F/9869-2

Logic Diagram



TL/F/9869-5

Truth Table

Inputs			Outputs
E	S ₀	S ₁	Z _n
L	L	L	I _{0x}
L	H	L	I _{1x}
L	L	H	I _{2x}
L	H	H	I _{3x}
H	X	X	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Absolute Maximum Ratings

Above which the useful life may be impaired. (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Maximum Junction Temperature (T_J) $+150^{\circ}\text{C}$

Case Temperature under Bias (T_C)	0°C to $+85^{\circ}\text{C}$
V _{EE} Pin Potential to Ground Pin	-7.0V to $+0.5\text{V}$
Input Voltage (DC)	V _{EE} to $+0.5\text{V}$
Output Current (DC Output HIGH)	-50 mA
Operating Range (Note 2)	-5.7V to -4.2V

DC Electrical Characteristics

V_{EE} = -4.5V , V_{CC} = V_{CCA} = GND, T_C = 0°C to $+85^{\circ}\text{C}$ (Note 3)

Symbol	Parameter	Min	Typ	Max	Units	Conditions (Note 4)	
V _{OH}	Output HIGH Voltage	-1025	-955	-880	mV	V _{IN} = V _{IH} (Max) or V _{IL} (Min)	Loading with 50Ω to -2.0V
V _{OL}	Output LOW Voltage	-1810	-1705	-1620		V _{IN} = V _{IH} (Min) or V _{IL} (Max)	Loading with 50Ω to -2.0V
V _{OHC}	Output HIGH Voltage	-1035			mV	V _{IN} = V _{IH} (Min) or V _{IL} (Max)	Loading with 50Ω to -2.0V
V _{OCL}	Output LOW Voltage			-1610		V _{IN} = V _{IL} (Min)	Guaranteed HIGH Signal for All Inputs
V _{IH}	Input HIGH Voltage	-1165		-880	mV	V _{IN} = V _{IL} (Max)	Guaranteed LOW Signal for All Inputs
V _{IL}	Input LOW Voltage	-1810		-1475	mV	V _{IN} = V _{IL} (Min)	
I _{IL}	Input LOW Current	0.50			μA		

DC Electrical Characteristics

V_{EE} = -4.2V , V_{CC} = V_{CCA} = GND, T_C = 0°C to $+85^{\circ}\text{C}$ (Note 3)

Symbol	Parameter	Min	Typ	Max	Units	Conditions (Note 4)	
V _{OH}	Output HIGH Voltage	-1020		-870	mV	V _{IN} = V _{IH} (Max) or V _{IL} (Min)	Loading with 50Ω to -2.0V
V _{OL}	Output LOW Voltage	-1810		-1605		V _{IN} = V _{IH} (Min) or V _{IL} (Max)	Guaranteed HIGH Signal for All Inputs
V _{OHC}	Output HIGH Voltage	-1030			mV	V _{IN} = V _{IL} (Min)	Guaranteed LOW Signal for All Inputs
V _{OCL}	Output LOW Voltage			-1595		V _{IN} = V _{IL} (Max)	Loading with 50Ω to -2.0V
V _{IH}	Input HIGH Voltage	-1150		-870	mV	V _{IN} = V _{IL} (Min)	Guaranteed HIGH Signal for All Inputs
V _{IL}	Input LOW Voltage	-1810		-1475	mV	V _{IN} = V _{IL} (Max)	Guaranteed LOW Signal for All Inputs
I _{IL}	Input LOW Current	0.50			μA	V _{IN} = V _{IL} (Min)	

DC Electrical Characteristics

V_{EE} = -4.8V , V_{CC} = V_{CCA} = GND, T_C = 0°C to $+85^{\circ}\text{C}$ (Note 3)

Symbol	Parameter	Min	Typ	Max	Units	Conditions (Note 4)	
V _{OH}	Output HIGH Voltage	-1035		-880	mV	V _{IN} = V _{IH} (Max) or V _{IL} (Min)	Loading with 50Ω to -2.0V
V _{OL}	Output LOW Voltage	-1830		-1620		V _{IN} = V _{IH} (Min) or V _{IL} (Max)	Guaranteed HIGH Signal for All Inputs
V _{OHC}	Output HIGH Voltage	-1045			mV	V _{IN} = V _{IL} (Min)	Guaranteed LOW Signal for All Inputs
V _{OCL}	Output LOW Voltage			-1610		V _{IN} = V _{IL} (Max)	Loading with 50Ω to -2.0V
V _{IH}	Input HIGH Voltage	-1165		-880	mV	V _{IN} = V _{IL} (Min)	Guaranteed HIGH Signal for All Inputs
V _{IL}	Input LOW Voltage	-1830		-1490	mV	V _{IN} = V _{IL} (Max)	Guaranteed LOW Signal for All Inputs
I _{IL}	Input LOW Current	0.50			μA	V _{IN} = V _{IL} (Min)	

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Parametric values specified at -4.2V to -4.8V .

Note 3: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

Note 4: Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

DC Electrical Characteristics

$V_{EE} = -4.2V$ to $-4.8V$ unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $T_C = 0^\circ C$ to $+85^\circ C$

Symbol	Parameter	Min	Typ	Max	Units	Conditions
I_{IH}	Input HIGH Current $I_{0x}-I_{3x}$ S_0, S_1, \bar{E}			340 300	μA	$V_{IN} = V_{IH}(\max)$
I_{EE}	Power Supply Current	-114	-80	-56	mA	Inputs Open

Ceramic Dual-In-Line Package AC Electrical Characteristics


$V_{EE} = -4.2V$ to $-4.8V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t_{PLH}	Propagation Delay $I_{0x}-I_{3x}$ to Output	0.45	1.70	0.45	1.60	0.50	1.70	ns	Figures 1 and 2
t_{PHL}	Propagation Delay S_0, S_1 to Output	0.90	2.40	0.90	2.60	1.00	3.00	ns	
t_{PLH}	Propagation Delay \bar{E} to Output	0.65	2.40	0.65	2.30	0.75	2.40	ns	
t_{TLH}	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.60	0.45	1.60	ns	

Cerpak AC Electrical Characteristics


$V_{EE} = -4.2V$ to $-4.8V$, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$		$T_C = +25^\circ C$		$T_C = +85^\circ C$		Units	Conditions
		Min	Max	Min	Max	Min	Max		
t_{PLH}	Propagation Delay $I_{0x}-I_{3x}$ to Output	0.45	1.50	0.45	1.40	0.50	1.50	ns	Figures 1 and 2
t_{PHL}	Propagation Delay S_0, S_1 to Output	0.90	2.20	0.90	2.40	1.00	2.80	ns	
t_{PLH}	Propagation Delay \bar{E} to Output	0.65	2.20	0.65	2.10	0.75	2.20	ns	
t_{TLH}	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.50	0.45	1.50	ns	



TL/F/9869-6

FIGURE 1. AC Test Circuit



TL/F/9869-7

FIGURE 2. Propagation Delay and Transition Times

Notes: $V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V$ L_1 and L_2 = equal length 50Ω impedance lines $R_T = 50\Omega$ terminator internal to scopeDecoupling $0.1 \mu F$ from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50Ω to GND C_L = Fixture and stray capacitance $\leq 3 \text{ pF}$

Pin numbers shown are for flatpak; for DIP see logic symbol