



Ultra-Low Voltage Intel® Celeron® Processor (0.13 μ) in the Micro FC-BGA Package

at 650 MHz and 400 MHz

Datasheet

Product Features

- Ultra-Low Voltage Intel® Celeron® Processor (0.13 μ) with the following processor core/bus speeds:
 - 650/100 MHz at 1.10 V
 - 400/100 MHz at 0.95 V
- Supports the Intel Architecture with Dynamic Execution
- On-die primary 16-Kbyte instruction cache and 16-Kbyte write-back data cache
- On-die second level cache (256-Kbyte) with Advanced Transfer Cache Architecture
- Data Prefetch Logic
- Integrated AGTL termination
- Integrated math co-processor
- Micro-FCBGA packaging technologies
 - Supports small form factor applied computing designs
 - Exposed die enables more efficient heat dissipation
- Fully compatible with previous Intel microprocessors
 - Binary compatible with all applications
 - Support for MMX™ technology
 - Support for Streaming SIMD Extensions
- Power Management Features
 - Quick Start and Deep Sleep modes provide low power dissipation
- On-die thermal diode



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Ultra Low Voltage Intel® Celeron® Processor (0.13 μ) in the Micro FC-BGA Package at 650 Mhz and 400 MHz may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

Copyright © Intel Corporation, 2003

AlertVIEW, AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Connect, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play logo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, LANDesk, LanRover, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, Shiva, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, Trillium, VoiceBrick, Vtune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Contents

1.0	Introduction	9
1.1	Overview	9
1.2	State of the Data	10
1.3	Terminology	10
1.4	References	10
2.0	Ultra-Low Voltage Intel® Celeron® Processor Features	13
2.1	New Features in the Ultra-Low Voltage Intel® Celeron® Processor	13
2.1.1	100-MHz PSB With AGTL Signaling	13
2.1.2	256-K On-die Integrated L2 Cache	13
2.1.3	Data Prefetch Logic	13
2.1.4	Differential Clocking	13
2.1.5	Signal Differences Between the Mobile Intel® Celeron® Processor in BGA2 and Micro-PGA2 Packages and the Ultra-Low Voltage Intel® Celeron® Processor in Micro FC-BGA Packages	13
2.2	Power Management	14
2.2.1	Clock Control Architecture	14
2.2.2	Normal State	14
2.2.3	Auto Halt State	14
2.2.4	Quick Start State	15
2.2.5	HALT/Grant Snoop State	16
2.2.6	Deep Sleep State	16
2.2.7	Operating System Implications of Low-power States	16
2.3	AGTL Signals	17
2.4	Ultra-Low Voltage Intel® Celeron® Processor CPUID	17
3.0	Electrical Specifications	19
3.1	Processor System Signals	19
3.1.1	Power Sequencing Requirements	20
3.1.2	Test Access Port (TAP) Connection	21
3.1.3	Catastrophic Thermal Protection	21
3.1.4	Unused Signals	21
3.1.5	Signal State in Low-power States	21
3.2	Power Supply Requirements	22
3.2.1	Decoupling Guidelines	22
3.2.2	Voltage Planes	23
3.2.3	PLL RLC Filter Specification	23
3.2.4	Voltage Identification	26
3.2.5	VTTTPWRGD Signal Quality Specification	27
3.3	System Bus Clock and Processor Clocking	28
3.4	Maximum Ratings	29
3.5	DC Specifications	30
3.6	AC Specifications	34
3.6.1	System Bus, Clock, APIC, TAP, CMOS, and Open-drain AC Specifications	34
4.0	System Signal Simulations	47
4.1	System Bus Clock (BCLK) and PICCLK DC	

	Specifications and AC Signal Quality Specifications	47
4.2	AGTL AC Signal Quality Specifications	48
4.3	Non-AGTL Signal Quality Specifications	50
4.3.1	PWRGOOD, VTPWRGD Signal Quality Specifications	50
5.0	Mechanical Specifications	53
5.1	Surface Mount Micro FC-BGA Package	53
5.2	Signal Listings	55
6.0	VCC Thermal Specifications	65
6.1	Thermal Diode	66
7.0	Processor Initialization and Configuration	67
7.1	Description	67
7.1.1	Quick Start Enable	67
7.1.2	System Bus Frequency	67
7.1.3	APIC Enable	67
7.2	Clock Frequencies and Ratios	67
8.0	Processor Interface	69
8.1	Alphabetical Signal Reference	69
8.1.1	A[35:3]# (I/O – AGTL)	69
8.1.2	A20M# (I - 1.5V Tolerant)	69
8.1.3	ADS# (I/O - AGTL)	69
8.1.4	AERR# (I/O - AGTL)	69
8.1.5	AP[1:0]# (I/O - AGTL)	69
8.1.6	BCLK, BCLK# (I)	70
8.1.7	BERR# (I/O - AGTL)	70
8.1.8	BINIT# (I/O - AGTL)	70
8.1.9	BNR# (I/O - AGTL)	71
8.1.10	BP[3:2]# (I/O - AGTL)	71
8.1.11	BPM[1:0]# (I/O - AGTL)	71
8.1.12	BPR# (I - AGTL)	71
8.1.13	BREQ0# (I/O - AGTL)	71
8.1.14	BSEL[1:0] (O – 3.3V Tolerant)	71
8.1.15	CLKREF (Analog)	72
8.1.16	CMOSREF (Analog)	72
8.1.17	D[63:0]# (I/O - AGTL)	72
8.1.18	DBSY# (I/O - AGTL)	72
8.1.19	DEFER# (I - AGTL)	72
8.1.20	DEP[7:0]# (I/O - AGTL)	73
8.1.21	DRDY# (I/O - AGTL)	73
8.1.22	DPSLP# (I - 1.5 V Tolerant)	73
8.1.23	EDGCTRLP (I-Analog)	73
8.1.24	FERR# (O - 1.5 V Tolerant Open-drain)	73
8.1.25	FLUSH# (I - 1.5 V Tolerant)	73
8.1.26	HIT# (I/O - AGTL), HITM# (I/O - AGTL)	73
8.1.27	IERR# (O - 1.5 V Tolerant Open-drain)	74
8.1.28	IGNNE# (I - 1.5 V Tolerant)	74
8.1.29	INIT# (I - 1.5 V Tolerant)	74
8.1.30	INTR (I - 1.5 V Tolerant)	74

8.1.31	LINT[1:0] (I - 1.5 V Tolerant)	74
8.1.32	LOCK# (I/O - AGTL)	75
8.1.33	NCTRL (I - Analog)	75
8.1.34	NMI (I - 1.5 V Tolerant)	75
8.1.35	PICCLK (I – 2.0 V Tolerant)	75
8.1.36	PICD[1:0] (I/O - 1.5 V Tolerant Open-drain)	75
8.1.37	PLL1, PLL2 (Analog)	75
8.1.38	PRDY# (O - AGTL)	76
8.1.39	PREQ# (I - 1.5 V Tolerant)	76
8.1.40	PWRGOOD (I – 1.8 V Tolerant).....	76
8.1.41	REQ[4:0]# (I/O - AGTL)	76
8.1.42	RESET# (I - AGTL).....	76
8.1.43	RP# (I/O - AGTL)	77
8.1.44	RS[2:0]# (I/O - AGTL)	77
8.1.45	RSP# (I - AGTL)	77
8.1.46	RTTIMPEDP (I-Analog)	77
8.1.47	SMI# (I - 1.5 V Tolerant)	77
8.1.48	STPCLK# (I - 1.5 V Tolerant).....	77
8.1.49	TCK (I - 1.5 V Tolerant)	78
8.1.50	TDI (I - 1.5 V Tolerant).....	78
8.1.51	TDO (O - 1.5 V Tolerant Open-drain)	78
8.1.52	TESTHI[2:1] (I - 1.25 V Tolerant).....	78
8.1.53	TESTLO[2:1] (I - 1.5 V Tolerant).....	78
8.1.54	THERMDA, THERMDC (Analog).....	78
8.1.55	TMS (I - 1.5 V Tolerant)	78
8.1.56	TRDY# (I/O - AGTL)	78
8.1.57	TRST# (I - 1.5 V Tolerant)	78
8.1.58	VID[4:0] (O – Open-drain).....	79
8.1.59	V _{REF} (Analog)	79
8.1.60	VTPWRGD (I – 1.25 V)	79
8.2	Signal Summaries.....	79

Figures

1	Clock Control States	15
2	PLL RLC Filter	23
3	PLL Filter Specifications	24
4	VTPWRGD System-Level Connections	27
5	Noise Estimation	28
6	BCLK (Single Ended)/PICCLK/TCK Generic Clock Timing Waveform.....	39
7	Differential BCLK/BCLK# Waveform (Common Mode)	39
8	BCLK/BCLK# Waveform (Differential Mode)	40
9	Valid Delay Timings	40
10	Setup and Hold Timings	40
11	Cold/Warm Reset and Configuration Timings	41
12	Power-on Sequence and Reset Timings	42
13	Power Down Sequencing and Timings (V _{CC} Leading)	43
14	Power Down Sequencing and Timings (VCCT Leading).....	44
15	Test Timings (Boundary Scan)	45

16	Test Reset Timings.....	45
17	Quick Start/Deep Sleep Timing (BCLK Stopping Method)	46
18	Quick Start/Deep Sleep Timing (DPSLP# Assertion Method)	46
19	BCLK (Single Ended)/PICCLK Generic Clock Waveform	48
20	Maximum Acceptable Overshoot/Undershoot Waveform.....	49
21	VTTTPWRGD Noise Specification	52
22	Micro FC-BGA Package – Top and Bottom Isometric Views	54
23	Micro FC-BGA Package – Top and Side Views	54
24	Micro FC-BGA Package – Bottom View	55
25	Ball Map – Top View.....	56

Tables

1	New and Revised Ultra-Low Voltage Intel® Celeron® Processor (0.13 μ) Signals	14
2	Clock State Characteristics	16
3	Ultra-Low Voltage Intel® Celeron® Processor CPUID	17
4	Ultra-Low Voltage Intel® Celeron® Processor CPUID Cache and TLB Descriptors	17
5	System Signal Groups.....	19
6	Recommended Resistors for Ultra-Low Voltage Intel® Celeron® Processor Signals	20
7	PLL Filter Inductor Recommendations	25
8	PLL Filter Capacitor Recommendations	25
9	PLL Filter Resistor Recommendations	25
10	Ultra-Low Voltage Intel® Celeron® Processor VID Values	26
11	VTTTPWRGD Noise Specification	27
12	VTTTPWRGD Transition Time Specification	27
13	Ultra-Low Voltage Intel® Celeron® Processor Absolute Maximum Ratings.....	29
14	Power Specifications for the Ultra-Low Voltage Intel® Celeron® Processor	30
15	VCC Tolerances for the Ultra-Low Voltage Intel® Celeron® Processor: VID = 1.1 V	31
16	VCC Tolerances for the Ultra-Low Voltage Intel® Celeron® Processor in the Deep Sleep State: VID = 1.1 V	31
17	VCC Tolerances for the Ultra-Low Voltage Intel® Celeron® Processor: VID = 0.95 V	32
18	VCC Tolerances for the Ultra-Low Voltage Intel® Celeron® Processor in the Deep Sleep State: VID = 0.95 V	32
19	AGTL Signal Group DC Specifications	32
20	AGTL Bus DC Specifications.....	33
21	CLKREF, APIC, TAP, CMOS, and Open-drain Signal Group DC Specifications	33
22	System Bus Clock AC Specifications	35
23	Valid Ultra-Low Voltage Intel® Celeron® Processor Frequencies	35
24	AGTL Signal Groups AC Specifications	35
25	CMOS and Open-drain Signal Groups AC Specifications.....	36
26	Reset Configuration AC Specifications and Power On/Power Down Timings.....	36
27	APIC Bus Signal AC Specifications	37
28	TAP Signal AC Specifications	38
29	Quick Start/Deep Sleep AC Specifications	39
30	BCLK (Differential) DC Specifications and AC Signal Quality Specifications	47
31	BCLK (Single Ended) DC Specifications and AC Signal Quality Specifications	47
32	PICCLK DC Specifications and AC Signal Quality Specifications	48
33	100-MHz AGTL Signal Group Overshoot/Undershoot Tolerance at the Processor Core.....	49

34	Non-AGTL Signal Group Overshoot/Undershoot Tolerance at the Processor Core	50
35	VTPWRGD Noise Parameter Specification	51
36	VTPWRGD Transition Parameter Recommendation	51
37	Micro FC-BGA Package Mechanical Specifications	53
38	Signal Listing in Order by Ball Number	57
39	Signal Listing in Order by Signal Name	60
40	Voltage and No-Connect Ball Locations	63
41	Power Specifications for the Ultra-Low Voltage Intel® Celeron® Processor	65
42	Thermal Diode Interface	66
43	Thermal Diode Specifications	66
44	BSEL[1:0] Encoding	72
45	Input Signals	79
46	Output Signals	80
47	Input/Output Signals (Single Driver)	80
48	Input/Output Signals (Multiple Driver)	81

Revision History

Date	Revision	Description
May 2003	002	Removed Figure 6, "Illustration of V_{CC} Static and Transient Tolerances." Removed Figure 7, "Illustration of Deep Sleep V_{CC} Static and Transient Tolerances."
October 2002	001	Initial document release

1.0 Introduction

Using Intel's advanced 0.13-micron process technology with copper interconnect, the Ultra-Low Voltage Intel® Celeron® processor offers high-performance and low power consumption. The Ultra-Low Voltage Intel Celeron processor (0.13μ) in the Micro FC-BGA packages (hereafter referred to as the ULV Intel Celeron processor) is based on the same core as existing Intel® Pentium® III processors. Key performance features include Internet Streaming SIMD instructions, Advanced Transfer Cache architecture, and a processor system bus speed of 100 MHz. These features are offered in a Micro FC-BGA packages for surface mount small form factor boards.

The 256-Kbyte integrated L2 cache based on the Advanced Transfer Cache architecture runs at full speed and is designed to help improve performance. It complements the system bus by providing critical data faster and reducing total system power consumption. The processor also features Data Prefetch Logic that speculatively fetches data to the L2 cache, resulting in improved performance. The Intel Celeron processor's 64-bit wide Assisted Gunning Transceiver Logic (AGTL) system bus provides a glueless, point-to-point interface for a memory controller hub.

This document covers the electrical, mechanical, and thermal specifications for the Ultra-Low Voltage Intel Celeron processor at 650 MHz at 1.10 V and 400 MHz at 0.95 V.

1.1 Overview

- Performance features
 - Supports the Intel Architecture with Dynamic Execution
 - Supports Intel MMX™ technology
 - Supports Streaming SIMD Extensions for enhanced video, sound, and 3D performance
 - Integrated Intel Floating Point Unit compatible with the IEEE 754 standard
 - Data Prefetch Logic
- On-die primary (L1) instruction and data caches
 - 4-way set associative, 32-byte line size, 1 line per sector
 - 16-Kbyte instruction cache and 16-Kbyte write-back data cache
 - Cacheable range controlled by processor programmable registers
- On-die second level (L2) cache
 - 8-way set associative, 32-byte line size, 1 line per sector
 - Operates at full core speed
 - 256-Kbyte ECC protected cache data array
- AGTL system bus interface
 - 64-bit data bus, 100-MHz
 - Uniprocessor, two loads only (processor and chipset)
 - Integrated termination
- Processor clock control

- Quick Start for low power, low exit latency clock “throttling”
- Deep Sleep mode for lower power dissipation
- Thermal diode for measuring processor temperature

1.2 State of the Data

All information in this document is the best available information at the time of publication. Revisions of this document will be provided on an as-required basis.

1.3 Terminology

Term	Definition
#	A “#” symbol following a signal name indicates that the signal is active low. This means that when the signal is asserted (based on the name of the signal) it is in an electrical low state. Otherwise, signals are driven in an electrical high state when they are asserted. In state machine diagrams, a signal name in a condition indicates the condition of that signal being asserted
!	Indicates the condition of that signal not being asserted. For example, the condition “!STPCLK# and HS” is equivalent to “the active low signal STPCLK# is unasserted (i.e., it is at 1.5V) and the HS condition is true.”
L	Electrical low signal levels
H	Electrical high signal levels
0	Logical low. For example, BD[3:0] = “1010” = “HLHL” refers to a hexadecimal “A,” and D[3:0]# = “1010” = “LHLH” also refers to a hexadecimal “A.”
1	Logical high. For example, BD[3:0] = “1010” = “HLHL” refers to a hexadecimal “A,” and D[3:0]# = “1010” = “LHLH” also refers to a hexadecimal “A.”
ULV	Ultra-Low Voltage
TBD	Specifications that are yet to be determined and will be updated in future revisions of the document.
X	Don’t care condition

1.4 References

- *P6 Family of Processors Hardware Developer’s Manual* (244001)
- *Intel® Architecture Optimization Reference Manual* (245127)
- *Intel® Architecture Software Developer’s Manual*
 - Volume I: Basic Architecture (245470)
 - Volume II: Instruction Set Reference (245471)
 - Volume III: System Programming Guide (245472)
- *CK-408 (CK-Titan) Clock Synthesizer/Driver Specification* (Contact your Intel Field Sales Representative)
- *Mobile Intel® Pentium® III Processor-M I/O Buffer Models*, IBIS Format (Contact your Intel Field Sales Representative)



Ultra-Low Voltage Intel® Celeron® Processor — 650 MHz and 400 MHz

- *Intel® Mobile Voltage Positioning -II (IMVP-II) Design Guide* (Contact your Intel Field Sales Representative)
- *Mobile Intel® Pentium® III Processor-M /440MX Platform Design Guide* (Contact your Intel Field Sales Representative)
- *Intel Processor Identification and the CPUID Instruction Application Note AP-485* (241618)



This page intentionally left blank.

2.0 Ultra-Low Voltage Intel® Celeron® Processor Features

2.1 New Features in the Ultra-Low Voltage Intel® Celeron® Processor

2.1.1 100-MHz PSB With AGTL Signaling

The ULV Intel® Celeron® processor uses Assisted GTL (AGTL) signaling on the Processor System Bus (PSB) interface. The main difference between AGTL and GTL+ used on previous Intel processors is $V_{CCT} = 1.25 \text{ V}$ for AGTL versus 1.5 V for GTL+. The lower voltage swing enables high performance at lower power.

2.1.2 256-K On-die Integrated L2 Cache

The 256-K on die integrated L2 cache on the ULV Intel Celeron processor is double the L2 cache size of previous Intel Celeron processors (0.18μ). The L2 cache runs at the processor core speed and the increased cache size provides superior processing power.

2.1.3 Data Prefetch Logic

The ULV Intel Celeron processor features Data Prefetch Logic that speculatively fetches data to the L2 cache before an L1 cache request occurs. This reduces transactions between the cache and system memory reducing or eliminating bus cycle penalties, resulting in improved performance. The processor also includes extensions to memory order and reorder buffers that boost performance.

2.1.4 Differential Clocking

Differential clocking requires the use of two complementary clocks: BCLK and BCLK#. Benefits of differential clocking include easier scaling to lower voltages, reduced EMI, and less jitter. All references to BCLK in this document apply to BCLK# also even if not explicitly stated. The ULV Intel Celeron processor will also support Single Ended Clocking. The processor will configure itself for Differential or Single Ended Clocking based on the waveforms detected on the BCLK and BCLK#/CLKREF signal lines.

2.1.5 Signal Differences Between the Mobile Intel® Celeron® Processor in BGA2 and Micro-PGA2 Packages and the Ultra-Low Voltage Intel® Celeron® Processor in Micro FC-BGA Packages

A list of new and changed signals is shown in [Table 1](#).

Table 1. New and Revised Ultra-Low Voltage Intel® Celeron® Processor (0.13 μ) Signals

Signals	Function
BCLK, BCLK#	Differential host clock signals.
CLKREF	Host Clock reference signal in Single Ended Clocking mode.
BSEL[1:0]	Signals are output only instead of I/O. Refer to Section 3.2.3 for details.
DPSLP#	Deep Sleep pin (replaces SLP# pin on the mobile Celeron processor (0.18 μ))
NCTRL	AGTL output buffer pull down impedance control.
VID[4:0]	Voltage Identification (different implementation from mobile Celeron processor (0.18 μ)). Refer to Section 3.2.4 for details.
VTPWRGD	Power Good signal for V_{CCT} , which indicates that, the VID signals are stable. Refer to Figure 4 for VTPWRGD system level connections.

2.2 Power Management

2.2.1 Clock Control Architecture

The ULV Intel® Celeron® processor clock control architecture ([Figure 1](#)) has been optimized for leading edge computer designs. The clock control architecture consists of six different clock states: Normal, Auto Halt, Quick Start, HALT/Grant Snoop and Deep Sleep states. The Auto Halt state provides a low-power clock state that may be controlled through the software execution of the HLT instruction. The Quick Start state provides a very low power and low exit latency clock state that may be used for hardware controlled “idle” computer states. The Deep Sleep state provides extremely low-power states that may be used for “Power-On-Suspend” computer states, which is an alternative to shutting off the processor’s power. The exit latency of the Deep Sleep state is 30 ms in the Intel Celeron processor. Performing state transitions not shown in [Figure 1](#) is neither recommended nor supported. [Figure 2](#) provides the clock state characteristics, which are described in detail in the following sections.

2.2.2 Normal State

The Normal state of the processor is the normal operating mode where the processor’s core clock is running and the processor is actively executing instructions.

2.2.3 Auto Halt State


This is a low-power mode entered by the processor through the execution of the HLT instruction. A transition to the Normal state is made by a halt break event (one of the following signals going active: NMI, INTR, BINIT#, INIT#, RESET#, FLUSH#, or SMI#).

Asserting the STPCLK# signal while in the Auto Halt state will cause the processor to transition to the Quick Start state. Deasserting STPCLK# will cause the processor to return to the Auto Halt state without issuing a new Halt bus cycle.

The SMI# interrupt is recognized in the Auto Halt state. The return from the System Management Interrupt (SMI) handler may be to either the Normal state or the Auto Halt state. See the *Intel® Architecture Software Developer's Manual, Volume III: System Programmer's Guide* for more information. No Halt bus cycle is issued when returning to the Auto Halt state from the System Management Mode (SMM).

The FLUSH# signal is serviced in the Auto Halt state. After the on-chip and off-chip caches have been flushed, the processor will return to the Auto Halt state without issuing a Halt bus cycle. Transitions in the A20M# and PREQ# signals are recognized while in the Auto Halt state.

Figure 1. Clock Control States



2.2.4 Quick Start State

The processor is required to be configured for the Quick Start state by strapping the A15# signal low. In the Quick Start state the processor is only capable of acting on snoop transactions generated by the system bus priority device. Because of its snooping behavior, Quick Start may only be used in a uniprocessor (UP) configuration.

A transition to the Deep Sleep state may be made by stopping the clock input to the processor or asserting the DPSLP# signal. A transition back to the Normal state (from the Quick Start state) is made only if the STPCLK# signal is deasserted.

While in this state the processor is limited in its ability to respond to input. It is incapable of latching any interrupts, servicing snoop transactions from symmetric bus masters, or responding to FLUSH# or BINIT# assertions. While the processor is in the Quick Start state, it will not respond

properly to any input signal other than STPCLK#, RESET#, or BPRI#. If any other input signal changes, then the behavior of the processor will be unpredictable. No serial interrupt messages may begin or be in progress while the processor is in the Quick Start state.

RESET# assertion will cause the processor to immediately initialize itself, but the processor will stay in the Quick Start state after initialization until STPCLK# is deasserted.

2.2.5 HALT/Grant Snoop State

The processor will respond to snoop transactions on the system bus while in the Auto Halt or Quick Start state. When a snoop transaction is presented on the system bus the processor will enter the HALT/Grant Snoop state. The processor will remain in this state until the snoop has been serviced and the system bus is quiet. After the snoop has been serviced, the processor will return to its previous state. If the HALT/Grant Snoop state is entered from the Quick Start state, then the input signal restrictions of the Quick Start state still apply in the HALT/Grant Snoop state, except for those signal transitions that are required to perform the snoop.

2.2.6 Deep Sleep State

The Deep Sleep state is a very low power state that the processor may enter while maintaining its context. The Deep Sleep state is entered by stopping the BCLK and BCLK# inputs to the processor or by asserting the DPSLP# signal, while it is in the Quick Start state. Note that either one of the methods may be used to enter Deep Sleep but **not both** at the same time. When BCLK and BCLK# are stopped, they must obey the DC levels specified in [Table 33](#).

The processor will return to the Quick Start state from the Deep Sleep state when the BCLK and BCLK# inputs are restarted or the DPSLP# signal is deasserted. Due to the PLL lock latency, there is a delay of up to 30 μ s after the clocks have started before this state transition happens. PICCLK may be removed in the Deep Sleep state. PICCLK should be designed to turn on when BCLK and BCLK# turn on or DPSLP# is deasserted when transitioning out of the Deep Sleep state.

Table 2. Clock State Characteristics

Clock State	Exit Latency	Snooping?	System Uses
Normal	N/A	Yes	Normal program execution
Auto Halt	10 μ s	Yes	S/W controlled entry idle mode
Quick Start	Through snoop, to HALT/Grant Snoop state: immediate Through STPCLK#, to Normal state: 10 μ s	Yes	H/W controlled entry/exit mobile throttling
HALT/Grant Snoop	A few bus clocks after snoop completion	Yes	Supports snooping in the low power states
Deep Sleep	30 μ s	No	H/W controlled entry/exit mobile powered-on suspend support

2.2.7 Operating System Implications of Low-power States

The time-stamp counter and the performance monitor counters are not ensured to count in the Quick Start state. The local APIC timer and performance monitor counter interrupts should be disabled before entering the Deep Sleep state or the resulting behavior will be unpredictable.

2.3 AGTL Signals

The ULV Intel® Celeron® processor system bus signals use a variation of the low-voltage swing GTL signaling technology. The AGTL system bus depends on incident wave switching and uses flight time for timing calculations of the AGTL signals, as opposed to capacitive derating. Intel recommends analog signal simulation of the system bus including trace lengths. Contact your field sales representative to receive the IBIS models for the Mobile Intel Celeron processor for simulation.

The AGTL system bus of the ULV Intel Celeron processor is designed to support high-speed data transfers with multiple loads on a long bus that behaves like a transmission line. However, in UP embedded systems the system bus only has two loads (the processor and the chipset) and the bus traces are short. It is possible to change the layout and termination of the system bus to take advantage of this environment using the same AGTL I/O buffers. This termination is provided on the processor core (except for the RESET# signal).

2.4 Ultra-Low Voltage Intel® Celeron® Processor CPUID

When the CPUID version information is loaded with EAX=01H, the EAX and EBX registers contain the values shown in Table 3. After a power-on RESET, the EDX register contains the processor version information (type, family, model, stepping). Table 4 shows the CPUID Cache and TLB descriptor values after the L2 cache is initialized. See the *Intel Processor Identification* and the *CPUID Instruction Application Note AP-485* for further information.

Table 3. Ultra-Low Voltage Intel® Celeron® Processor CPUID

EAX[31:0]					EBX[7:0]
Reserved [31:14]	Type [13:12]	Family [11:8]	Model [7:4]	Stepping [3:0]	Brand ID
X	0	6	B	X	01

Table 4. Ultra-Low Voltage Intel® Celeron® Processor CPUID Cache and TLB Descriptors

Cache and TLB Descriptors	01H, 02H, 03H, 04H, 08H, 0CH, 83H
---------------------------	-----------------------------------



This page intentionally left blank.

3.0 Electrical Specifications

3.1 Processor System Signals

Table 5 lists the processor system signals by type. All AGTL signals are synchronous with the BCLK and BCLK# signals. All TAP signals are synchronous with the TCK signal except TRST#. All CMOS input signals may be applied asynchronously.

Table 5. System Signal Groups

Group Name	Signals
AGTL Input	BPRI#, DEFER#, RESET#, RSP#
AGTL Output	PRDY#
AGTL I/O	A[35:3]#, ADS#, AERR#, AP[1:0]#, BERR#, BINIT#, BNR#, BP[3:2]#, BPM[1:0]#, BREQ0#, D[63:0]#, DBSY#, DEP[7:0]#, DRDY#, HIT#, HITM#, LOCK#, REQ[4:0]#, RP#, RS[2:0]#, TRDY#
1.5 V CMOS Input	A20M#, DPSLP#, FLUSH#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PREQ#, SMI#, STPCLK#
1.8 V CMOS Input	PWRGOOD
1.5 V Open Drain Output	FERR#, IERR#
3.3 V Open Drain Output	BSEL[1:0], VID[4:0]
1.25 V input	VTPWRGD
Clock	BCLK, BCLK# (Differential Mode)
2.5 V Clock Input	BCLK (Single Ended Mode)
APIC Clock	PICCLK
APIC I/O	PICD[1:0]
Thermal Diode	THERMDC, THERMDA
TAP Input	TCK, TDI, TMS, TRST#
TAP Output	TDO
Power/Other	CLKREF, CMOSREF, EDGECTRLP, NC, NCTRL, PLL1, PLL2, RTTIMPEDP, V _{CC} , V _{CCT} , V _{REF} , V _{SS} ,

NOTES:

1. V_{CC} is the power supply for the core logic.
2. PLL1 and PLL2 are power/ground for the PLL analog section. See [Section 3.2.2](#) for details.
3. V_{CCT} is the power supply for the system bus buffers.
4. V_{REF} is the voltage reference for the AGTL input buffers.
5. V_{SS} is system ground.

The APIC data and TAP outputs are Open-drain and should be pulled up to 1.5 V using resistors with the values shown in [Table 6](#). If Open-drain drivers are used for input signals, then they should also be pulled up to the appropriate voltage using resistors with the values shown in [Table 6](#).

Table 6. Recommended Resistors for Ultra-Low Voltage Intel® Celeron® Processor Signals

Recommended Resistor Value (Ω)	Ultra-Low Voltage Intel® Celeron® Processor Signal ^{1, 2}
10 pull-down	BREQ0# ³
14 pull-up	NCTRL
39 pull-up	TMS
39 pull-down	TCK
56.2 pull-up	PRDY#, RESET# ⁴
56.2 pull-down	RTTIMPEDP
110 pull-down	EDGECTRLP
150 pull-up	PICD[1:0], TDO
200-300 pull-up	PREQ#, TDI
500 pull-down	TRST#
1K pull-up	BSEL[1:0], TESTHI, VID[4:0], VTTPWRGD
1K pull-down	TESTLO
1.5k pull-up	FERR#, IERR#, PWRGOOD
3K pull-up	FLUSH#
Additional Pull-up/Pull-down Resistor Recommendations⁶	
270 pull-up	SMI#
680 pull-up	STPCLK#
1.5k pull-up	A20M#, DPSLP#, INIT#, IGNNE#, LINT0/INTR, LINT1/NMI

NOTES:

1. The recommendations above are only for signals that are being used. These recommendations are maximum values only; stronger pull-ups may be used. Pull-ups for the signals driven by the chipset should not violate the chipset specification. Refer to [Section 3.1.4](#) for the required pull-up or pull-down resistors for signals that are not being used.
2. Open-drain signals must never violate the undershoot specification in [Section 4.3](#). Use stronger pull-ups if there is too much undershoot.
3. A pull-down on BREQ0# is an alternative to having the central agent to drive BREQ0# low at reset.
4. A 56.2 Ω 1% terminating resistor connected to V_{CCT} is required.
5. The following signals are actively driven high by the ICH3-M component and do not need external pull up resistors on ICH3-M based platforms: A20M#, DPSLP#, INIT#, IGNNE#, LINT0/INTR, LINT1/NMI, SMI#, STPCLK#.
6. These pull up recommendations apply to systems on which these signals are not actively pulled high such as those utilizing the 82443MX chipset.

3.1.1 Power Sequencing Requirements

Unlike the Mobile Intel® Celeron® processor (0.18 μ), the ULV Intel Celeron processor (0.13 μ) does have specific power sequencing requirements. The power on sequencing and timings are shown in [Figure 12](#) and [Table 26](#). Power down timing requirements are shown in [Figure 13](#), [Figure 14](#), and [Table 26](#). The V_{CC} power plane must not rise too fast. At least 200 μ s (T_R) must pass from the time that V_{CC} is at 10% of its nominal value until the time that V_{CC} is at 90% of its nominal value. For more details, refer to the *Intel® Mobile Voltage Positioning -II (IMVP-II) Design Guide* (contact your Field Sales Representative).

3.1.2 Test Access Port (TAP) Connection

The TAP interface is an implementation of the IEEE 1149.1 (“JTAG”) standard. Due to the voltage levels supported by the TAP interface, Intel recommends that the ULV Intel® Celeron® processor and the other 1.5-V JTAG specification compliant devices be last in the JTAG chain after any devices with 3.3-V or 5.0-V JTAG interfaces within the system. A translation buffer should be used to reduce the TDO output voltage of the last 3.3/5.0 V device down to the 1.5-V range that the ULV Intel Celeron processor may tolerate. Multiple copies of TMS and TRST# must be provided, one for each voltage level.

A Debug Port and connector may be placed at the start and end of the JTAG chain containing the processor, with TDI to the first component coming from the Debug Port and TDO from the last component going to the Debug Port. There are no requirements for placing the ULV Intel Celeron processor in the JTAG chain, except for those that are dictated by voltage requirements of the TAP signals.

3.1.3 Catastrophic Thermal Protection

The ULV Intel Celeron processor does not support catastrophic thermal protection or the THERMTRIP# signal. An external thermal sensor must be used to protect the processor and the system against excessive temperatures. If the external thermal sensor detects a processor junction temperature of 101° C (maximum), both the V_{CC} and V_{CCT} supplies to the processor must be reduced to at least 50% of the nominal values within 500 ms and are recommended to be turned off completely within 1 second to prevent damage to the processor. processor temperature must be monitored in all states including low power states.

3.1.4 Unused Signals

All signals named NC must be unconnected. Unused AGTL inputs, outputs, and bidirectional signals should be unconnected. Unused CMOS active low inputs should be connected to 1.5 V and unused active high inputs should be connected to V_{SS} . Unused Open-drain outputs should be unconnected. When tying any signal to power or ground, a resistor will allow for system testability. For unused signals, Intel suggests that 1.5-k Ω resistors are used for pull-ups and 1.0-k Ω resistors are used for pull-downs.

PICCLK must be driven with a clock that meets specification and the PICD[1:0] signals must be pulled up **separately** to 1.5 V with 150- Ω resistors, even if the local APIC is not used.

If the TAP signals are not used then the inputs should be pulled to ground with 1-k Ω resistors and TDO should be left unconnected.

3.1.5 Signal State in Low-power States

3.1.5.1 System Bus Signals

All of the system bus signals have AGTL input, output, or input/output drivers. Except when servicing snoops, the system bus signals are tri-stated and pulled up by the termination resistors. Snoops are not permitted in the Deep Sleep state.

3.1.5.2 CMOS and Open-drain Signals

The CMOS input signals are allowed to be in either the logic high or low state when the processor is in a low-power state. In the Auto Halt state these signals are allowed to toggle. These input buffers have no internal pull-up or pull-down resistors and system logic may use CMOS or Open-drain drivers to drive them.

The Open-drain output signals have open drain drivers and external pull-up resistors are required. One of the two output signals (IERR#) is a catastrophic error indicator and is tri-stated (and pulled-up) when the processor is functioning normally. The FERR# output may be either tri-stated or driven to V_{SS} when the processor is in a low-power state depending on the condition of the floating-point unit. Since this signal is a DC current path when it is driven to V_{SS} , Intel recommends that the software clears or masks any floating-point error condition before putting the processor into the Deep Sleep state.

3.1.5.3 Other Signals

The system bus clocks (BCLK, BCLK#) must be driven in all of the low-power states except the Deep Sleep state. The APIC clock (PICCLK) must be driven whenever BCLK and BCLK# are driven. Otherwise, it is permitted to turn off PICCLK by holding it at V_{SS} . BCLK and BCLK# should obey the DC levels in [Table 33](#).

In the Auto Halt state, the APIC bus data signals (PICD[1:0]) may toggle due to APIC bus messages. These signals are required to be tri-stated and pulled-up when the processor is in the Quick Start or Deep Sleep states.

3.2 Power Supply Requirements

3.2.1 Decoupling Guidelines

The ULV Intel® Celeron® processor in Micro FC-BGA package has eight 0805IDC, 0.68- μ F surface mount decoupling capacitors. Six capacitors are on the V_{CC} supply and two capacitors are on V_{CCT} . In addition to the package capacitors, sufficient board level capacitors are also necessary for power supply decoupling. The guidelines are as follows:


- High and Mid Frequency V_{CC} decoupling – Place twenty-four 0.22- μ F 0603 capacitors directly under the package on the solder side of the motherboard using at least two vias per capacitor node. Ten 10- μ F X7 6.3V 1206-size ceramic capacitors should be placed around the package periphery near the balls. Trace lengths to the vias should be designed to minimize inductance. Avoid bending traces to minimize ESL.
- High and Mid Frequency V_{CCT} decoupling – Place ten 1- μ F X7R 0603 ceramic capacitors close to the package. Via and trace guidelines are the same as above.
- Bulk V_{CC} decoupling – Minimum of 1200- μ F capacitance with Equivalent Series Resistance (ESR) less than or equal to 3.5 m Ω .
- Bulk V_{CCT} decoupling – Platform dependent but recommendation is minimum of 660- μ F with ESR less than or equal to 7 m Ω .

Refer to the appropriate platform design guidelines for bulk decoupling recommendations.

3.2.2 Voltage Planes

All V_{CC} and V_{SS} pins/balls must be connected to the appropriate voltage plane. All V_{CCT} and V_{REF} pins/balls must be connected to the appropriate traces on the system electronics. In addition to the main V_{CC} , V_{CCT} , and V_{SS} power supply signals, PLL1 and PLL2 provide analog decoupling to the PLL section. PLL1 and PLL2 should be connected according to Figure 2. Do not connect PLL2 directly to V_{SS} . Section 3.2.3 contains the RLC filter specification.

Figure 2. PLL RLC Filter



3.2.3 PLL RLC Filter Specification

3.2.3.1 Introduction

All Intel® Celeron® processors have internal PLL clock generators, which are analog in nature and require quiet power supplies for minimum jitter. Jitter is detrimental to a system; it degrades external I/O timings as well as internal core timings (i.e. maximum frequency). The PLL RLC filter specifications for the ULV Intel Celeron processor are the same as those for the mobile Intel Pentium® III processor-M, and the Mobile Intel Celeron processor. The general desired topology is shown in Figure 2. Excluded from the external circuitry are parasitics associated with each component.

3.2.3.2 Filter Specification

The function of the filter is two fold. It protects the PLL from external noise through low-pass attenuation. It also protects the PLL from internal noise through high-pass filtering. In general, the low-pass description forms an adequate description for the filter.

The AC low-pass specification, with input at V_{CCT} and output measured across the capacitor, is as follows:

- < 0.2-dB gain in pass band
- < 0.5-dB attenuation in pass band < 1 Hz (see DC drop in next set of requirements)
- 34-dB attenuation from 1 MHz to 66 MHz
- 28-dB attenuation from 66 MHz to core frequency
- The filter specification (AC) is graphically shown in Figure 3.


Other requirements:

- Use a shielded type inductor to minimize magnetic pickup

- The filter should support a DC current of at least 30 mA
- The DC voltage drop from V_{CCT} to PLL1 should be less than 60 mV, which in practice implies series resistance of less than $2\ \Omega$. This also means that the pass band (from DC to 1 Hz) attenuation below 0.43 dB for $V_{CCT} = 1.25\text{ V}$.

3.2.3.3 Recommendation for Embedded Systems

Figure 3. PLL Filter Specifications



The following LC components are recommended. The tables will be updated as other suitable components and specifications are identified.

Table 7. PLL Filter Inductor Recommendations

Inductor	Part Number	Value	Tol	SRF	Rated I	DCR	Min Damping R Needed
L1	TDK MLF2012A4R7KT	4.7 μ H	10%	35 MHz	30 mA	0.56 Ω (1 Ω max)	0 Ω
L2	Murata* LQG21N4R7K10	4.7 μ H	10%	47 MHz	30 mA	0.7 Ω (+/-50%)	0 Ω
L3	Murata* LQG21C4R7N00	4.7 μ H	30%	35 MHz	30 mA	0.3 Ω max	0.2 Ω (assumed)

NOTE: Minimum damping resistance is calculated from $0.35 \Omega - DCR_{min}$. From vendor provided data, L1 and L2 DCR_{min} is 0.4 Ω and 0.5 Ω respectively, qualifying them for zero required trace resistance. DCR_{min} for L3 is not known and is assumed to be 0.15 Ω . Products with equivalent specifications may also be used.

Table 8. PLL Filter Capacitor Recommendations

Capacitor	Part Number	Value	Tolerance	ESL	ESR
C1	Kemet* T495D336M016AS	33 μ F	20%	2.5 nH	0.225 Ω
C2	AVX TPSD336M020S0200	33 μ F	20%	unknown	0.2 Ω

Table 9. PLL Filter Resistor Recommendations

Resistor	Part Number	Value	Tolerance	Power
R1	Various	1 Ω	10%	1/16 W

To satisfy damping requirements, total series resistance in the filter (from V_{CCT} to the top plate of the capacitor) must be at least 0.35 Ω . This resistor may be in the form of a discrete component, or routing, or both. For example, if the picked inductor has minimum DCR of 0.25 Ω , then a routing resistance of at least 0.10 Ω is required. Be careful not to exceed the maximum resistance rule (2 Ω). For example, if using discrete R1, the maximum DCR of the L should be less than $2.0 - 1.1 = 0.9 \Omega$, which precludes using L2 and possibly L1.

Other routing requirements include:

- The capacitor should be close to the PLL1 and PLL2 pins, with less than 0.1 Ω per route (These routes do not count towards the minimum damping resistance requirement).
- The PLL2 route should be parallel and next to the PLL1 route (minimize loop area).
- The inductor should be close to the capacitor; any routing resistance should be inserted between V_{CCT} and the inductor.
- Any discrete resistor should be inserted between V_{CCT} and the inductor.

3.2.3.4 Comments

- A magnetically shielded inductor protects the circuit from picking up external flux noise. This should provide better timing margins than with an unshielded inductor.
- A discrete or routed resistor is required because the LC filter by nature has an under-damped response, which may cause resonance at the LC pole. Noise amplification at this band, although not in the PLL-sensitive spectrum, could cause a fatal headroom reduction for analog circuitry. The resistor serves to dampen the response. Systems with tight space constraints

should consider a discrete resistor to provide the required damping resistance. Too large of a damping resistance may cause a large IR drop, which means less analog headroom and lower frequency.

- Ceramic capacitors have very high self-resonance frequencies, but they are not available in large capacitance values. A high self-resonant frequency coupled with low ESL/ESR is crucial for sufficient rejection in the PLL and high frequency band. The recommended tantalum capacitors have acceptably low ESR and ESL.
- The capacitor must be close to the PLL1 and PLL2 pins; otherwise the value of the low ESR tantalum capacitor is wasted. Note the distance constraint should be translated from the 0.1-Ω requirement.

3.2.4 Voltage Identification


There are five voltage identification balls/pins on the ULV Intel® Celeron® processor. These signals may be used to support automatic selection of V_{CC} voltages. They are needed to cleanly support voltage specification variations on current and future processors. VID[4:0] are defined in Table 10. The VID[4:0] signals are open drain on the processor and need pull-up resistors to 3.3 V on the motherboard. Refer to the appropriate VR guidelines provided by Intel for additional information.

Table 10. Ultra-Low Voltage Intel® Celeron® Processor VID Values

VID[4:0]	V_{CC} (V)	VID[4:0]	V_{CC} (V)	VID[4:0]	V_{CC} (V)	VID[4:0]	V_{CC} (V)
00000	1.750	01000	1.350	10000	0.975	11000	0.775
00001	1.700	01001	1.300	10001	0.950	11001	0.750
00010	1.650	01010	1.250	10010	0.925	11010	0.725
00011	1.600	01011	1.200	10011	0.900	11011	0.700
00100	1.550	01100	1.150	10100	0.875	11100	0.675
00101	1.500	01101	1.100	10101	0.850	11101	0.650
00110	1.450	01110	1.050	10110	0.825	11110	0.625
00111	1.400	01111	1.000	10111	0.800	11111	0.600

Figure 4 shows the system level connections for the VTPWRGD signal. Refer to the appropriate VR and system level guidelines provided by Intel for more details.

Figure 4. VTPWRGD System-Level Connections



3.2.5 VTPWRGD Signal Quality Specification

The VTPWRGD signal is an input to the processor used to determine that the VTT power is stable and the VID and BSEL signals should be driven to their final state by the processor. To ensure the processor correctly reads this signal, it must meet the following requirement while the signal is in its transition region of 300 mV to 900 mV. Also, VTPWRGD should only enter the transition region once, after VTT is at nominal values, for the assertion of the signal.

Table 11. VTPWRGD Noise Specification

Parameter	Specification
Amount of noise (glitch)	Less than 100 mV

In addition, the VTPWRGD signal should have reasonable transition time through the transition region. A sharp edge on the signal transition will minimize the chance of noise causing a glitch on this signal. Intel recommends the following transition time for the VTPWRGD signal.

Table 12. VTPWRGD Transition Time Specification

Parameter	Recommendation
Transition time (300 mV to 900 mV)	Less than or equal to 100 μ s

3.2.5.1 Transition Region

The transition region covered by this requirement is 300 mV to 900 mV. Once the VTPWRGD signal is in that voltage range, the processor is more sensitive to noise, which may be present on the signal. The transition region when the signal first crosses the 300 mV voltage level and continues until the last time it is below 900 mV.


3.2.5.2 Transition Time

The transition time is defined as the time the signal takes to move through the transition region. A 100- μ s transition time will ensure that the processor receives a good transition edge.

3.2.5.3 Noise

The signal quality of the VTPWRGD signal is critical to the correct operation of the processor. Every effort should be made to ensure this signal is monotonic in the transition region. If noise or glitches are present on this signal, it must be kept to less than 100 mV of a voltage drop from the highest voltage level received to that point. This glitch must remain less than 100 mV until the excursion ends by the voltage returning to the highest voltage previously received. Please see [Figure 5](#) for an example graph of this situation and requirements.

Figure 5. Noise Estimation



3.3 System Bus Clock and Processor Clocking

The BCLK and BCLK# clock inputs directly control the operating speed of the system bus interface. All system bus timing parameters are specified with respect to the crossing point of the rising edge of the BCLK input and falling edge of the BCLK# input. The ULV Intel® Celeron® processor core frequency is a multiple of the BCLK frequency. The processor core frequency is configured during manufacturing. The configured bus ratio is visible to software in the Power-on configuration register. See [Section 7.2](#) for details.

Multiplying the bus clock frequency is necessary to increase performance while allowing for easier distribution of signals within the system. Clock multiplication within the processor is provided by the internal Phase Lock Loop (PLL), which requires constant frequency BCLK and BCLK# inputs. During Reset or on exit from the Deep Sleep state, the PLL requires some amount of time to acquire the phase of BCLK and BCLK#. This time is called the PLL lock latency, which is specified in [Section 3.6](#), AC timing parameters T18 and T47.

3.4 Maximum Ratings

[Table 13](#) contains the ULV Intel® Celeron® processor stress ratings. Functional operation at the absolute maximum and minimum is neither implied nor ensured. The processor should not receive a clock while subjected to these conditions. Functional operating conditions are provided in the AC and DC tables. Extended exposure to the maximum ratings may affect device reliability. Although the processor contains protective circuitry to resist damage from static electric discharge, you should always take precautions to avoid high static voltages or electric fields.

Table 13. Ultra-Low Voltage Intel® Celeron® Processor Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
T _{Storage}	Storage Temperature	−40	85	° C	1
V _{CC(Abs)}	Supply Voltage with respect to V _{SS}	−0.5	1.75	V	
V _{CCT}	System Bus Buffer Voltage with respect to V _{SS}	−0.3	1.75	V	
V _{IN GTL}	System Bus Buffer DC Input Voltage with respect to V _{SS}	−0.3	1.75	V	2, 3
V _{IN125}	1.25 V Buffer DC Input Voltage with respect to V _{SS}	−0.3	1.75	V	4
V _{IN15}	1.5 V Buffer DC Input Voltage with respect to V _{SS}	−0.3	2.0	V	5
V _{IN18}	1.8 V Buffer DC Input Voltage with respect to V _{SS}	−0.3	2.0	V	6
V _{IN20}	2.0 V Buffer DC Input Voltage with respect to V _{SS}	−0.3	2.4	V	7
V _{IN25}	2.5 V Buffer DC Input Voltage with respect to V _{SS}	−0.3	3.3	V	9
V _{INVID}	VID ball/pin DC Input Voltage with respect to V _{SS}	—	3.465	V	8
I _{VID}	VID Current	−0.3	3.6	mA	8

NOTES:

1. The shipping container is only rated for 65° C.
2. Parameter applies to the AGTL signal groups only. Compliance with both V_{IN GTL} specifications is required.
3. The voltage on the AGTL signals must never be below −0.3 V or above 1.75 V with respect to ground.
4. Parameter applies to CLKREF, TESTHI, VTTWGRGD signals.
5. Parameter applies to CMOS, Open-drain, APIC, TESTLO and TAP bus signal groups only.
6. Parameter applies to PWRGOOD signal.
7. Parameter applies to PICCLK signal.
8. Parameter applies to each VID pin/ball individually.
9. Parameter applies to BCLK signal in Single Ended Clocking Mode.

3.5 DC Specifications

Tables 14 through 21 list the DC specifications for the ULV Intel® Celeron® processor. Specifications are valid only while meeting specifications for the junction temperature, clock frequency, and input voltages. The junction temperature range for all DC specifications is 0° C to 100° C unless otherwise noted. Care should be taken to read all notes associated with each parameter. Unlike the Mobile Intel Pentium® III processor, the V_{CC} tolerances for the ULV Intel Celeron processor are not specified as a percentage of nominal. The tolerances are instead specified in the form of load lines for the static and transient cases in Tables 15 through 18.

Table 14. Power Specifications for the Ultra-Low Voltage Intel® Celeron® Processor

Symbol	Parameter	Min	Typ	Max	Unit	Notes ¹
V_{CC}	Transient V_{CC} for core logic		1.10 0.95		V V	9, 10
$V_{CC,DC}$	Static V_{CC} for core logic		1.10 0.95		V V	9, 10
V_{CCT}	V_{CC} for System Bus Buffers, Transient tolerance	1.138	1.25	1.362	V	± 9%, 7, 10
$V_{CCT,DC}$	V_{CC} for System Bus Buffers, Static tolerance	1.188	1.25	1.312	V	± 5%, 2, 10
I_{CC}	Current for V_{CC} at core frequency 650 MHz and 1.10 V 400 MHz and 0.95 V			7.58 4.20	A	4
I_{CCT}	Current for V_{CCT}			2.7	A	3, 4
$I_{CC,AH}$	Processor Auto Halt current at 1.10 V 0.95 V			3.09 1.88	A	4
$I_{CC,QS}$	Processor Quick Start current at 1.10 V 0.95 V			2.91 1.82	A	4
$I_{CC,DSLP}$	Processor Deep Sleep Leakage current at 1.10 V 0.95 V			2.65 1.40	A	4
I_{LVID}	VID leakage current			0.5	mA	8
dl_{CC}/dt	V_{CC} power supply current slew rate			400	A/μs	5, 6

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all processor frequencies. Processors will comply with the $I_{CCX,max}$ specification for the current mode of operation.
2. Static voltage regulation includes: DC output initial voltage set point adjust, output ripple and noise, temperature and warm up.
3. I_{CCT} is the current supply for the system bus buffers, including the on-die termination.
4. $I_{CCX,max}$ specifications are specified at V_{CC} static (typical) derived from the tolerances in Tables 15 through 18, $V_{CCT,max}$, T_{jmax} , and under maximum signal loading conditions.
5. Based on simulations and averaged over the duration of any change in current. Use to compute the maximum inductance and reaction time of the voltage regulator. This parameter is not tested.
6. Maximum values specified by design/characterization at nominal V_{CC} and V_{CCT} .
7. V_{CCX} must be within this range under all operating conditions, including maximum current transients. V_{CCX} must return to within the static voltage specification, $V_{CCX,DC}$, within 100 μs after a transient event.
8. VID leakage current is < 100 μA for VID voltages under 3.0 V.
9. Typical V_{CC} indicates the VID encoded voltage. Voltage supplied must conform to the load line specification shown in Tables 15 through 18.
10. Voltages are measured at the package ball on the Micro FC-BGA device.

Table 15. V_{CC} Tolerances for the Ultra-Low Voltage Intel® Celeron® Processor: VID = 1.1 V

I_{CC} (A)	V_{CC} (V)				
	Static			Transient	
	Typ	Min	Max	Min	Max
0.0	1.100	1.075	1.125	1.055	1.145
1.0	1.096	1.071	1.121	1.051	1.141
2.0	1.092	1.067	1.117	1.047	1.137
3.0	1.088	1.063	1.113	1.043	1.133
4.0	1.084	1.059	1.109	1.039	1.129
5.0	1.080	1.055	1.105	1.035	1.125
6.0	1.076	1.051	1.101	1.031	1.121
7.0	1.072	1.047	1.097	1.027	1.117
8.0	1.068	1.043	1.093	1.023	1.113
9.0	1.064	1.039	1.089	1.019	1.109
10.0	1.060	1.035	1.085	1.015	1.105
11.0	1.056	1.031	1.081	1.011	1.101
12.0	1.052	1.027	1.077	1.007	1.097
13.0	1.048	1.023	1.073	1.003	1.093

Table 16. V_{CC} Tolerances for the Ultra-Low Voltage Intel® Celeron® Processor in the Deep Sleep State: VID = 1.1 V

I_{CC} (A)	V_{CC} (V)				
	Static			Transient	
	Typ	Min	Max	Min	Max
0.0	1.068	1.043	1.093	1.023	1.113
1.0	1.064	1.039	1.089	1.019	1.109
2.0	1.060	1.035	1.085	1.015	1.105
3.0	1.056	1.031	1.081	1.011	1.101
4.0	1.052	1.027	1.077	1.007	1.097
5.0	1.048	1.023	1.073	1.003	1.093

Table 17. V_{CC} Tolerances for the Ultra-Low Voltage Intel® Celeron® Processor: VID = 0.95 V

I_{CC} (A)	V_{CC} (V)				
	Static			Transient	
	Typ	Min	Max	Min	Max
0.0	0.938	0.913	0.963	0.893	0.983
1.0	0.934	0.909	0.959	0.889	0.979
2.0	0.930	0.905	0.955	0.885	0.975
3.0	0.926	0.901	0.951	0.881	0.971
4.0	0.922	0.897	0.947	0.877	0.967
5.0	0.918	0.893	0.943	0.873	0.963
6.0	0.914	0.889	0.939	0.869	0.959
7.0	0.910	0.885	0.935	0.865	0.955
8.0	0.906	0.881	0.931	0.861	0.951

Table 18. V_{CC} Tolerances for the Ultra-Low Voltage Intel® Celeron® Processor in the Deep Sleep State: VID = 0.95 V

I_{CC} (A)	V_{CC} (V)				
	Static			Transient	
	Typ	Min	Max	Min	Max
0.0	0.922	0.897	0.947	0.865	0.967
1.0	0.918	0.893	0.943	0.861	0.963
2.0	0.914	0.889	0.939	0.857	0.959
3.0	0.910	0.885	0.935	0.853	0.955
4.0	0.906	0.881	0.931	0.849	0.951

Table 19. AGTL Signal Group DC Specifications

Symbol	Parameter	Min	Max	Unit	Notes
V_{IL}	Input Low Voltage	-0.15	$V_{REF}-0.2$	V	
V_{IH}	Input High Voltage	$V_{REF}+0.2$	V_{CCT}	V	See $V_{CCT,max}$ in Table 14
V_{OH}	Output High Voltage	—	—	V	See $V_{CCT,max}$ in Table 14
R_{ON}	Output Low Drive Strength		16.67	W	2
I_L	Leakage Current for Inputs, Outputs and I/Os		100	μA	1

NOTES:

1. Specification applies to leakage high only, for pins with on die R_{TT} , ($0 < V_{IN/OUT} \leq V_{CCT}$).
2. Refer to IBIS models for I/V characteristics.

Table 20. AGTL Bus DC Specifications

Symbol	Parameter	Min	Typ	Max	Unit	Notes
V _{CCT}	Bus Termination Voltage		1.25		V	1
V _{REF}	Input Reference Voltage	$\frac{2}{3}V_{CCT} - 2\%$	$\frac{2}{3}V_{CCT}$	$\frac{2}{3}V_{CCT} + 2\%$	V	±2%, 2
R _{TT}	Bus Termination Strength	50	56	65	W	On-die R _{TT} , 3

NOTES:

1. Refer to Table 14 for minimum and maximum values.
2. V_{REF} should be created from V_{CCT} by a voltage divider.
3. The RESET# signal does not have an on-die R_{TT}. It requires an off-die 56.2 Ω ±1% terminating resistor connected to V_{CCT}.

Table 21. CLKREF, APIC, TAP, CMOS, and Open-drain Signal Group DC Specifications
(Sheet 1 of 2)

Symbol	Parameter	Min	Max	Unit	Notes
V _{IL15}	Input Low Voltage, 1.5 V CMOS	−0.15	V _{CMOSREFmin} − 300 mV	V	
V _{IL18}	Input Low Voltage, 1.8 V CMOS	−0.36	0.36	V	1, 2
V _{IH15}	Input High Voltage, 1.5 V CMOS	V _{CMOSREFmax} + 250 mV	2.0	V	10
V _{IH15PICD}	Input High Voltage, 1.5 V PICD[1:0]	V _{CMOSREFmax} + 200 mV	2.0	V	11
V _{IH18}	Input High Voltage, 1.8 V CMOS	1.44	2.0	V	1, 2
V _{OH15}	Output High Voltage, 1.5 V CMOS	N/A	1.615	V	All outputs are Open-drain
V _{OH33}	Output High Voltage, 3.3 V signals	2.0	3.465	V	3.3V + 5%
V _{OL33}	Output Low Voltage, 3.3 V signals		0.8	V	
V _{OL}	Output Low Voltage		0.3	V	8
V _{CMOSREF}	CMOSREF Voltage	0.90	1.10	V	4
V _{CLKREF}	CLKREF Voltage	1.187	1.312	V	9

NOTES:

1. Parameter applies to the PWRGOOD signal only.
2. V_{ILx,min} and V_{IHx,max} only apply when BCLK, BCLK# and PICCLK are stopped. PICCLK should be stopped in the low state. See Tables 28 and 29 for DC levels when BCLK and BCLK# are stopped.
3. Measured at 9 mA.
4. V_{CMOSREF} should be created from a stable 1.5-V supply using a voltage divider. It must track the voltage supply to maintain noise immunity. The same 1.5-V supply should be used to power the chipset CMOS I/O buffers that drive these signals.
5. (0 ≤ V_{IN/OUT} ≤ V_{IHx,max}).
6. Specified as the minimum amount of current that the output buffer must be able to sink. However, V_{OL,max} cannot be ensured if this specification is exceeded.
7. Parameter applies to VTPWRGD signal only.
8. Applies to non-AGTL signals except BCLK, PWRGOOD, PICCLK, BSEL[1:0], VID[4:0].
9. ±5% DC tolerance. CLKREF must be generated from the 2.5-V supply used to generate the BCLK signal. AC Tolerance must be less than −40 dB @ 1 MHz.
10. Applies to all TAP and CMOS signals (not to APIC signals).
11. Applies to PICD[1:0].

Table 21. CLKREF, APIC, TAP, CMOS, and Open-drain Signal Group DC Specifications
(Sheet 2 of 2)

Symbol	Parameter	Min	Max	Unit	Notes
$V_{ILVTPWR}$	Input Low Voltage, VTTPWRGD		0.4	V	7
$V_{IHVTPWR}$	Input High Voltage, VTTPWRGD	1.0		V	7
R_{ON}			30	W	3
I_{OL}	Output Low Current	10		mA	6
I_L	Leakage Current for Inputs, Outputs and I/Os		± 100	μA	5

NOTES:

1. Parameter applies to the PWRGOOD signal only.
2. $V_{ILx,min}$ and $V_{IHx,max}$ only apply when BCLK, BCLK# and PICCLK are stopped. PICCLK should be stopped in the low state. See [Tables 28 and 29](#) for DC levels when BCLK and BCLK# are stopped.
3. Measured at 9 mA.
4. $V_{CMOSREF}$ should be created from a stable 1.5-V supply using a voltage divider. It must track the voltage supply to maintain noise immunity. The same 1.5-V supply should be used to power the chipset CMOS I/O buffers that drive these signals.
5. ($0 \leq V_{IN/OUT} \leq V_{IHx,max}$).
6. Specified as the minimum amount of current that the output buffer must be able to sink. However, $V_{OL,max}$ cannot be ensured if this specification is exceeded.
7. Parameter applies to VTTPWRGD signal only.
8. Applies to non-AGTL signals except BCLK, PWRGOOD, PICCLK, BSEL[1:0], VID[4:0].
9. $\pm 5\%$ DC tolerance. CLKREF must be generated from the 2.5-V supply used to generate the BCLK signal. AC Tolerance must be less than -40 dB @ 1 MHz.
10. Applies to all TAP and CMOS signals (not to APIC signals).
11. Applies to PICD[1:0].

3.6 AC Specifications

3.6.1 System Bus, Clock, APIC, TAP, CMOS, and Open-drain AC Specifications

All system bus AC specifications for the AGTL signal group are relative to the crossing point of the rising edge of the BCLK input and falling edge of the BCLK# input. All AGTL timings are referenced to V_{REF} for both 0 and 1 logic levels unless otherwise specified. All APIC, TAP, CMOS, and Open-drain signals except PWRGOOD are referenced to 1.0 V. All minimum and maximum specifications are at points within the power supply ranges shown in [Tables 15 through 18](#) and junction temperatures (T_j) in the range 0°C to 100°C unless otherwise noted. T_j **must** be less than or equal to 100°C (or the otherwise-noted given value) for all functional processor states.

Table 22. System Bus Clock AC Specifications

Symbol	Parameter	Min	Typ	Max	Unit	Notes ¹
	System Bus Frequency		100		MHz	
T1S1	BCLK Period		10		ns	2
T1S1abs	BCLK Period – Instantaneous Minimum	9.75			ns	2
T2S1	BCLK Period Stability			± 250	ps	2, 3, 4
T3S1	BCLK High Time	2.70			ns	at >2.0 V
T4S1	BCLK Low Time	2.45			ns	at <0.5 V
T5S1	BCLK Rise Time	0.4		1.6	ns	5
T6S1	BCLK Fall Time	0.4		1.6	ns	5

NOTES:

1. All AC timings for AGTL and CMOS signals are referenced to the BCLK rising edge at 1.25 V.
2. Period, jitter, skew and offset measured at 1.25 V.
3. Not 100% tested. Specified by design/characterization.
4. Measured on the rising edge of adjacent BCLKs at 1.25 V. The jitter present must be accounted for as a component of BCLK skew between devices.
5. Measured between 0.5 V and 2.0 V.

Table 23. Valid Ultra-Low Voltage Intel® Celeron® Processor Frequencies

BCLK Frequency (MHz)	Frequency Multiplier	Core Frequency (MHz)	Power-on Configuration bits [27,25:22]
100	6.5	650	0, 1111
100	4	400	0, 0010

NOTE: While other combinations of bus and core frequencies are defined, operation at frequencies other than those listed above will not be validated by Intel and are not ensured. The frequency multiplier is programmed into the processor when it is manufactured, and it cannot be changed.

Table 24. AGTL Signal Groups AC Specifications

$R_{TT} = 56\Omega$ internally terminated to V_{CCT} ; $V_{REF} = \frac{2}{3}V_{CCT}$; load = 50 ohms

Symbol	Parameter	Min	Max	Unit	Figure	Notes ¹
T7	AGTL Output Valid Delay	0.40	3.25	ns	7	
T8	AGTL Input Setup Time	1.30		ns	8	2, 3
T9	AGTL Input Hold Time	1		ns	8	4
T10	RESET# Pulse Width	1		ms	9, 10	

NOTES:

1. All AC timings for AGTL signals are referenced to the crossing point of the BCLK rising edge and the BCLK# falling edge for Differential Clocking and to the BCLK rising edge at 1.25 V for Single Ended Clocking. All AGTL signals are referenced at V_{REF} . RESET# may be asserted (active) asynchronously, but must be deasserted synchronously.
2. Specification is for a minimum 0.40-V swing from $V_{REF}-200$ mV to $V_{REF}+200$ mV.
3. Specification is for a maximum 0.8-V swing from $V_{CCT}-0.8$ V to V_{CCT} .
4. After V_{CC} , V_{CCT} , and BCLK, BCLK# become stable and PWRGOOD is asserted.

Table 25. CMOS and Open-drain Signal Groups AC Specifications

Symbol	Parameter	Min	Max	Unit	Figure	Notes ^{1, 2}
T14	1.5V Input Pulse Width, except PWRGOOD and LINT[1:0]	2		BCLKs	7	Active and inactive states
T14B	LINT[1:0] Input Pulse Width	6		BCLKs	7	3
T15	PWRGOOD Inactive Pulse Width	2		μs	10	4, 5

NOTES:

1. All AC timings for CMOS and Open-drain signals are referenced to the crossing point of the BCLK rising edge and BCLK# falling edge for Differential Clocking and to the rising edge of BCLK at 1.25 V for Single Ended Clocking. All CMOS and Open-drain signals are referenced at 1.0 V.
2. Minimum output pulse width on CMOS outputs is 2 BCLKs.
3. This specification only applies when the APIC is enabled and the LINT1 or LINT0 signal is configured as an edge triggered interrupt with fixed delivery, otherwise specification T14 applies.
4. When driven inactive, or after V_{CC} , V_{CCT} and BCLK, BCLK# become stable. PWRGOOD must remain below $V_{IL18,MAX}$ until all the voltage planes meet the voltage tolerance specifications in Tables 15 through 18, and BCLK, BCLK# have met the BCLK, BCLK# AC specifications in Tables 30 and 31 for at least 2 μs. PWRGOOD must rise error-free and monotonically to 1.8 V.
5. If the BCLK Settling Time specification (T60) may be ensured at power-on reset then the PWRGOOD Inactive Pulse Width specification (T15) is waived and BCLK may start after PWRGOOD is asserted. PWRGOOD must still remain below $V_{IL25,max}$ until all the voltage planes meet the voltage tolerance specifications.

Table 26. Reset Configuration AC Specifications and Power On/Power Down Timings (Sheet 1 of 2)

Symbol	Parameter	Min	Typ	Max	Unit	Figure	Notes
T16	Reset Configuration Signals (A[15:5]#, BREQ0#, FLUSH#, INIT#, PICD0) Setup Time	4			BCLKs	9	Before deassertion of RESET#
T17	Reset Configuration Signals (A[15:5]#, BREQ0#, FLUSH#, INIT#, PICD0) Hold Time	2		20	BCLKs	9	After clock that deasserts RESET#
T18	RESET#/PWRGOOD Setup Time	1			ms	10	Before deassertion of RESET# †
T18A	V_{CCT} to VTTTPWRGD Setup Time	1			ms	10	
T18B	V_{CC} to PWRGOOD Setup Time		10		ms	10	
T18C	BSEL, VID valid time before VTTTPWRGD assertion	1			μs	10	
T18D	RESET# inactive to Valid Outputs	1			BCLK	9	
T18E	RESET# inactive to Drive Signals	4			BCLKs	9	
T19A	Time from V_{CC} (nominal)-12% to PWRGOOD low			0	ns	11	V_{CC} (nominal) is the VID voltage setting
T19B	All outputs valid after PWRGOOD low	0			ns	11	
T19C	All inputs required valid after PWRGOOD low	0			ns	11	

† At least 1 ms must pass after PWRGOOD rises above $V_{IH18min}$ and BCLK, BCLK# meet their AC timing specification until RESET# may be deasserted.

Table 26. Reset Configuration AC Specifications and Power On/Power Down Timings
(Sheet 2 of 2)

Symbol	Parameter	Min	Typ	Max	Unit	Figure	Notes
T20A	Time from $V_{CC}T-12\%$ to VTTPWRGD low			0	ns	12	
T20B	All outputs valid after VTTPWRGD low	0			ns	12	
T20C	All inputs required valid after VTTPWRGD low	0			ns	12	
T20D	VID, BSEL signals valid after VTTPWRGD low	0			ns	12	
T20E	VTTPWRGD Transition Time			100	μ s		Measurement from 300 mV to 900 mV. Amount of noise (glitch) less than 100 mV. See Section 4.3.1 for details

† At least 1 ms must pass after PWRGOOD rises above $V_{IH18min}$ and BCLK, BCLK# meet their AC timing specification until RESET# may be deasserted.

Table 27. APIC Bus Signal AC Specifications

Symbol	Parameter	Min	Max	Unit	Figure	Notes ¹
T21	PICCLK Frequency	2	33.3	MHz		2
T22	PICCLK Period	30	500	ns		
T23	PICCLK High Time	10.5		ns		at >1.6 V
T24	PICCLK Low Time	10.5		ns		at <0.4 V
T25	PICCLK Rise Time	0.25	3.0	ns		(0.4 V – 1.6 V)
T26	PICCLK Fall Time	0.25	3.0	ns		(1.6 V – 0.4 V)
T27	PICD[1:0] Setup Time	8.0		ns	7	3
T28	PICD[1:0] Hold Time	2.5		ns	7	3
T29	PICD[1:0] Valid Delay (Rising Edge)	1.5	8.7	ns	6	3, 4
	PICD[1:0] Valid Delay (Falling Edge)	1.5	12.0			

NOTES:

1. All AC timings for APIC signals are referenced to the PICCLK rising edge at 1.0 V. All CMOS signals are referenced at 1.0 V.
2. The minimum frequency is 2 MHz when PICD0 is at 1.5 V at reset Referenced to PICCLK Rising Edge.
3. For Open-drain signals, Valid Delay is synonymous with Float Delay.
4. Valid delay timings for these signals are specified into 150 Ω to 1.5 V and 0 pF of external load. For real system timings these specifications must be derated for external capacitance at 105 ps/pF.

Table 28. TAP Signal AC Specifications

Symbol	Parameter	Min	Max	Unit	Figure	Notes ¹
T30	TCK Frequency	—	16.67	MHz		
T31	TCK Period	60	—	ns		
T32	TCK High Time	25.0		ns		$\geq V_{\text{CMOSREF}} + 0.2 \text{ V}$, 2
T33	TCK Low Time	25.0		ns		$\leq V_{\text{CMOSREF}} - 0.2 \text{ V}$, 2
T34	TCK Rise Time		5.0	ns		$(V_{\text{CMOSREF}} - 0.2 \text{ V}) - (V_{\text{CMOSREF}} + 0.2 \text{ V})$, 2, 3
T35	TCK Fall Time		5.0	ns		$(V_{\text{CMOSREF}} + 0.2 \text{ V}) - (V_{\text{CMOSREF}} - 0.2 \text{ V})$, 2, 3
T36	TRST# Pulse Width	40.0		ns	14	Asynchronous, 2
T37	TDI, TMS Setup Time	5.0		ns	13	4
T38	TDI, TMS Hold Time	14.0		ns	13	4
T39	TDO Valid Delay	1.0	10.0	ns	13	5, 6
T40	TDO Float Delay		25.0	ns	13	2, 5, 6
T41	All Non-Test Outputs Valid Delay	2.0	25.0	ns	13	5, 7, 8
T42	All Non-Test Outputs Float Delay		25.0	ns	13	2, 5, 7, 8
T43	All Non-Test Inputs Setup Time	5.0		ns	13	4, 7, 8
T44	All Non-Test Inputs Hold Time	13.0		ns	13	4, 7, 8

NOTES:

1. All AC timings for TAP signals are referenced to the TCK rising edge at 1.0 V. All TAP and CMOS signals are referenced at 1.0 V.
2. Not 100% tested. Specified by design/characterization.
3. 1 ns may be added to the maximum TCK rise and fall times for every 1 MHz below 16 MHz.
4. Referenced to TCK rising edge.
5. Referenced to TCK falling edge.
6. Valid delay timing for this signal is specified into 150 Ω terminated to 1.5 V and 0 pF of external load. For real system timings these specifications must be derated for external capacitance at 105 ps/pF.
7. Non-Test Outputs and Inputs are the normal output or input signals (except TCK, TRST#, TDI, TDO, and TMS). These timings correspond to the response of these signals due to boundary scan operations.
8. During Debug Port operation use the normal specified timings rather than the TAP signal timings.

Table 29. Quick Start/Deep Sleep AC Specifications

Symbol	Parameter	Min	Max	Unit	Figure	Notes ¹
T45	Quick Start Cycle Completion to Clock Stop or DPSLP# assertion	100		BCLKs	15, 16	
T46	Quick Start Cycle Completion to Input Signals Stable		0	μs	15, 16	
T47	Deep Sleep PLL Lock Latency	0	30	μs	15, 16	2
T48	STPCLK# Hold Time from PLL Lock	0		ns	15, 16	
T49	Input Signal Hold Time from STPCLK# Deassertion	8		BCLKs	15, 16	

NOTES:

1. Input signals other than RESET# and BPRI# must be held constant in the Quick Start state.
2. The BCLK, BCLK# Settling Time specification (T60) applies to Deep Sleep state exit under all conditions.

Figure 6. BCLK (Single Ended)/PICCLK/TCK Generic Clock Timing Waveform




Figure 7. Differential BCLK/BCLK# Waveform (Common Mode)




Figure 8. BCLK/BCLK# Waveform (Differential Mode)




Figure 9. Valid Delay Timings




Figure 10. Setup and Hold Timings




Figure 11. Cold/Warm Reset and Configuration Timings




Figure 12. Power-on Sequence and Reset Timings




Figure 13. Power Down Sequencing and Timings (V_{CC} Leading)






Figure 14. Power Down Sequencing and Timings (V_{CCT} Leading)




Figure 15. Test Timings (Boundary Scan)




Figure 16. Test Reset Timings




Figure 17. Quick Start/Deep Sleep Timing (BCLK Stopping Method)





Figure 18. Quick Start/Deep Sleep Timing (DPSLP# Assertion Method)



4.0 System Signal Simulations

Systems must be simulated using IBIS models to determine if they are compliant with this specification. All references to BCLK signal quality also apply to BCLK# for Differential Clocking.

4.1 System Bus Clock (BCLK) and PICCLK DC Specifications and AC Signal Quality Specifications

Table 30. BCLK (Differential) DC Specifications and AC Signal Quality Specifications

Symbol	Parameter	Min	Max	Unit	Figure	Notes
V1	$V_{IL,BCLK}$	-0.2	0.35	V		1
V2	$V_{IH,BCLK}$	0.92	1.45	V		1
V3	V_{IN} Absolute Voltage Range	-0.2	1.45	V		Undershoot/ Overshoot, 2
V4	BCLK Rising Edge Ringback	0.35		V	6	3
V5	BCLK Falling Edge Ringback		-0.35	V	6	3
V_{BCLK_DPSLP}	BCLK Voltage in Deep Sleep State	0.4	1.45	V		4
$V_{BCLK\#_DPSLP}$	BCLK# Voltage in Deep Sleep State	0	$V_{BCLK_DPSLP} - 0.2\text{ V}$	V		4

NOTES:

1. The clock must rise/fall monotonically between $V_{IL,BCLK}$ and $V_{IH,BCLK}$.
2. These specifications apply only when BCLK, BCLK# are running.
3. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) voltage the differential waveform may go to after passing the V_{IH_DIFF} (rising) or V_{IL_DIFF} (falling) levels.
 $V_{IL_DIFF}(\text{max}) = -0.57\text{ V}$, $V_{IH_DIFF}(\text{min}) = 0.57\text{ V}$.
4. Applies when BCLK and BCLK# are stopped in Deep Sleep State.

Table 31. BCLK (Single Ended) DC Specifications and AC Signal Quality Specifications

Symbol	Parameter	Min	Max	Unit	Figure	Notes
V1	$V_{IL,BCLK}$		0.3	V	18	1
V2	$V_{IH,BCLK}$	2.2		V	18	1
V3	V_{IN} Absolute Voltage Range	-0.5	3.1	V	18	Undershoot/Overshoot, 2
V4	BCLK Rising Edge Ringback	2.0		V	18	Absolute Value, 3
V5	BCLK Falling Edge Ringback		0.5	V	18	Absolute Value, 3

NOTES:

1. The clock must rise/fall monotonically between $V_{IL,BCLK}$ and $V_{IH,BCLK}$. BCLK must be stopped in the low state.
2. These specifications apply only when BCLK is running. BCLK may not be above $V_{IH,BCLK,\text{max}}$ or below $V_{IL,BCLK,\text{min}}$ for more than 50% of the clock cycle.
3. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute voltage the BCLK signal may go to after passing the $V_{IH,BCLK}$ (rising) or $V_{IL,BCLK}$ (falling) voltage limits.


Table 32. PICCLK DC Specifications and AC Signal Quality Specifications

Symbol	Parameter	Min	Max	Unit	Figure	Notes
V1	V_{IL20}		0.4	V	18	1
V2	V_{IH20}	1.6		V	18	1
V3	V_{IN} Absolute Voltage Range	-0.5	2.4	V	18	Undershoot, Overshoot, 2
V4	PICCLK Rising Edge Ringback	1.6		V	18	Absolute Value, 3
V5	PICCLK Falling Edge Ringback		0.4	V	18	Absolute Value, 3

NOTES:

1. The clock must rise/fall monotonically between V_{IL20} and V_{IH20} .
2. These specifications apply only when PICCLK is running. See the DC specifications for when PICCLK is stopped. PICCLK may not be above $V_{IH20,max}$ or below $V_{IL20,min}$ for more than 50% of the clock cycle.
3. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute voltage the PICCLK signal may go to after passing the V_{IH20} (rising) or V_{IL20} (falling) voltage limits.

Figure 19. BCLK (Single Ended)/PICCLK Generic Clock Waveform



4.2 AGTL AC Signal Quality Specifications

Ringback specifications for the AGTL signals are as follows: Ringback below $V_{REF,max} + 200$ mV is not authorized during low to high transitions. Ringback above $V_{REF,min} - 200$ mV is not authorized during high to low transitions.

Overshoot and undershoot specifications are documented in Table 33 and illustrated in Figure 20.

Figure 20. Maximum Acceptable Overshoot/Undershoot Waveform




Table 33. 100-MHz AGTL Signal Group Overshoot/Undershoot Tolerance at the Processor Core

Max V_{CCT} + Overshoot/ Undershoot Magnitude (volts)	Allowed Pulse Duration (ns) [$T_j=100^{\circ}C$ (see Note 7)]		
	Activity Factor = 0.01	Activity Factor = 0.1	Activity Factor = 1
1.78	1.6	0.16	0.016
1.73	4.5	0.45	0.045
1.68	9.5	0.95	0.095
1.63	20	2.0	0.2
1.58	20	4.2	0.42
1.53	20	8.5	0.85
1.48	20	19	1.9

NOTES:

1. Under no circumstances should the sum of the Max V_{CCT} and absolute value of the Overshoot/Undershoot voltage exceed 1.78 V.
2. Activity factor of 1 represents the same toggle rate as the 100-MHz clock.
3. Ringbacks below V_{CCT} cannot be subtracted from overshoots. Lesser undershoot does not allocate longer or larger overshoot.
4. Ringbacks above ground cannot be subtracted from undershoots. Lesser overshoot does not allocate longer or larger undershoot.
5. System designers are encouraged to follow Intel provided AGTL layout guidelines.
6. All values are specified by design characterization and are not tested.
7. $T_j = 85^{\circ}C$ for 1.33 GHz.

4.3 Non-AGTL Signal Quality Specifications

Signals driven to the ULV Intel® Celeron® processor should meet signal quality specifications to ensure that the processor reads data properly and that incoming signals do not affect the long-term reliability of the processor. The overshoot and undershoot specifications for non-AGTL signals are shown in Table 34. Ringback must not exceed the CMOS V_{IH} and V_{IL} specification levels in Table 21.

Table 34. Non-AGTL Signal Group Overshoot/Undershoot Tolerance at the Processor Core

Max V_{CMOS} + Overshoot/ Undershoot Magnitude (volts)	Allowed Pulse Duration (ns) [$T_j=100^{\circ}C$ (see Note 6)]		
	Activity Factor = 0.01	Activity Factor = 0.1	Activity Factor = 1
2.38	6.5	0.65	0.065
2.33	13	1.3	0.13
2.28	29	2.9	0.29
2.23	60	6	0.6
2.18	60	12	1.2
2.13	60	26	2.6
2.08	60	56	5.6

NOTES:

1. $V_{CMOS}(\text{nominal}) = 1.5\text{ V}$.
2. Under no circumstances should the sum of the Max V_{CMOS} and absolute value of the Overshoot/Undershoot voltage exceed 2.38 V.
3. Activity factor of 1 represents a toggle rate of 33 MHz.
4. System designers are encouraged to follow Intel provided non-AGTL layout guidelines.
5. All values are specified by design characterization, and are not tested.
6. $T_j = 85^{\circ}C$ for 1.33 GHz.

4.3.1 PWRGOOD, VTTTPWRGD Signal Quality Specifications

The processor requires PWRGOOD to be a clean indication that clocks and the power supplies (V_{CC} , V_{CCT} , etc.) are stable and within their specifications. Clean implies that the signal will remain below V_{IL18} and without errors from the time that the power supplies are turned on, until they come within specification. The signal will then transition monotonically to a high (1.8 V) state. The VTTTPWRGD signal must also transition monotonically.

The VTTTPWRGD signal is an input to the processor used to determine that the VTT power is stable and the VID and BSEL signals should be driven to their final state by the processor. To ensure the processor correctly reads this signal, the processor must meet the requirement shown in Table 35 while the signal is in its transition region of 300 mV to 900 mV. Also, VTTTPWRGD should only enter the transition region once, after VTT is at nominal values, for the assertion of the signal.

4.3.1.1 VTPWRGD Noise Parameter Specification

Table 35. VTPWRGD Noise Parameter Specification

Parameter	Specification
Amount of noise (glitch)	Less than 100 mV

In addition, the VTPWRGD signal should have reasonable transition time through the transition region. A sharp edge on the signal transition will minimize the chance of noise causing a glitch on this signal. Intel recommends the following transition time for the VTPWRGD signal.

4.3.1.2 VTPWRGD Transition Parameter Recommendation

Table 36. VTPWRGD Transition Parameter Recommendation

Parameter	Recommendation
Transition time (300 mV to 900 mV)	Less than or equal to 100 μ s

In addition, the VTT_PWRGD signal should have reasonable transition time through the transition region. A sharp edge on the signal transition will minimize the chance of noise causing a glitch on this signal. Intel recommends the following transition time for the VTT_PWRGD signal.

4.3.1.2.1 Transition Region

The transition region covered by this requirement is 300 mV to 900 mV. Once the VTPWRGD signal is in that voltage range, the processor is more sensitive to noise, which may be present on the signal. The transition region when the signal first crosses the 300-mV voltage level and continues until the last time it is below 900 mV.


4.3.1.2.2 Transition Time

The transition time is defined as the time the signal takes to move through the transition region. A 100- μ s transition time will ensure that the processor receives a good transition edge.

4.3.1.2.3 Noise

The signal quality of the VTPWRGD signal is critical to the correct operation of the processor. Every effort should be made to ensure this signal is monotonic in the transition region. If noise or glitches are present on this signal, the noise or glitches must be kept to less than 100 mV of a voltage drop from the highest voltage level received to that point. This glitch must remain less than 100 mV until the excursion ends by the voltage returning to the highest voltage previously received. See [Figure 21](#) for an example graph of this situation and requirements.

Figure 21. VTPWRGD Noise Specification



5.0 Mechanical Specifications

5.1 Surface Mount Micro FC-BGA Package

The ULV Intel® Celeron® processor is packaged in a surface mount, 479-ball Micro FC-BGA package. Mechanical specifications are shown in Table 37. Figure 22 through Figure 24 illustrate different views of the package.

The Micro FC-BGA package may have capacitors placed in the area surrounding the die. Because the die-side capacitors are electrically conductive, and only slightly shorter than the die height, care should be taken to avoid contacting the capacitors with electrically conductive materials. Doing so may short the capacitors, and possibly damage the device or render it inactive. The use of an insulating material between the capacitors and any thermal solution should be considered to prevent capacitor shorting.

Table 37. Micro FC-BGA Package Mechanical Specifications

Symbol	Parameter	Min	Max	Unit
A	Overall height, as delivered ¹	2.27	2.77	mm
A2	Die height	0.854		mm
b	Ball diameter	0.78		mm
D	Package substrate length	34.9	35.1	mm
E	Package substrate width	34.9	35.1	mm
D1	Die length	11.18 ³ 10.82 ⁴		mm
E1	Die width	7.20 ³ 6.85 ⁴		mm
e	Ball pitch	1.27		mm
N	Ball count	479		each
K	Keep-out outline from edge of package	5		mm
K1	Keep-out outline at corner of package	7		mm
K2	Capacitor keep-out height	-	0.7	mm
S	Package edge to first ball center	1.625		mm
--	Solder ball coplanarity	0.2		mm
Pdie	Allowable pressure on the die for thermal solution	-	689	kPa
W	Package weight	4.5		g

NOTES:

1. All dimensions are subject to change.
2. Overall height as delivered. Values were based on design specifications and tolerances. Final height after surface mount depends on OEM motherboard design and SMT process.
3. Dimension for CPUID = 0x06B1.
4. Dimension for CPUID = 0x06B4.

Figure 22. Micro FC-BGA Package – Top and Bottom Isometric Views




Figure 23. Micro FC-BGA Package – Top and Side Views





Figure 24. Micro FC-BGA Package – Bottom View



5.2 Signal Listings

Figure 25 is a top-side view of the ball map of the ULV Intel® Celeron® processor with the voltage balls called out. Table 38 lists the signals in ball number order. Table 39 lists the signals in signal name order.

Figure 25. Ball Map – Top View




Table 38. Signal Listing in Order by Ball Number (Sheet 1 of 4)

No.	Signal Name	No.	Signal Name	No.	Signal Name	No.	Signal Name
A3	A10#	B18	VSS	D7	VSS	E22	VSS
A4	VREF	B19	D4#	D8	VCC	E23	D16#
A5	NC	B20	VSS	D9	VSS	E24	D23#
A6	A31#	B21	D17#	D10	VCC	E25	VSS
A7	BREQ0#	B22	VSS	D11	VSS	E26	D19#
A8	A23#	B23	D18#	D12	VCC	F1	NC
A9	A27#	B24	D14#	D13	VSS	F2	VSS
A10	A24#	B25	D24#	D14	VCC	F3	A14#
A11	NC	B26	VSS	D15	VSS	F4	VSS
A12	A35#	C1	NC	D16	VCC	F5	VSS
A13	A26#	C2	A16#	D17	VSS	F6	VCC
A14	A33#	C3	A28#	D18	VCC	F7	VSS
A15	A32#	C4	NC	D19	VSS	F8	VCC
A16	D0#	C5	VCCT	D20	VCC	F9	VSS
A17	D2#	C6	A19#	D21	VSS	F10	VCC
A18	D15#	C7	VCCT	D22	VCC	F11	VSS
A19	D9#	C8	A22#	D23	D3#	F12	VCC
A20	D7#	C9	VCCT	D24	D13#	F13	VSS
A21	VREF	C10	A30#	D25	D22#	F14	VCC
A22	D8#	C11	VCCT	D26	NC	F15	VSS
A23	D10#	C12	A29#	E1	NC	F16	VCC
A24	D11#	C13	VCCT	E2	TESTHI	F17	VSS
A25	VSS	C14	BERR#	E3	VTPWRGD	F18	VCC
A26	VCCT	C15	VCCT	E4	VCCT	F19	VSS
B1	NC	C16	D6#	E5	VCC	F20	VCC
B2	VSS	C17	VCCT	E6	VCCT	F21	VSS
B3	A25#	C18	D12#	E7	VCC	F22	VCC
B4	VSS	C19	VCCT	E8	VSS	F23	VSS
B5	A17#	C20	D5#	E9	VCC	F24	D21#
B6	VSS	C21	VCCT	E10	VSS	F25	D36#
B7	A21#	C22	NC	E11	VCC	F26	D27#
B8	VSS	C23	VSS	E12	VSS	G1	A9#
B9	A20#	C24	D20#	E13	VCC	G2	A5#
B10	VSS	C25	VSS	E14	VSS	G3	A15#
B11	A18#	C26	D30#	E15	VCC	G4	VCCT
B12	VSS	D1	NC	E16	VSS	G5	VCC
B13	A34#	D2	VSS	E17	VCC	G6	VSS

Table 38. Signal Listing in Order by Ball Number (Sheet 2 of 4)

No.	Signal Name	No.	Signal Name	No.	Signal Name	No.	Signal Name
B14	VSS	D3	A13#	E18	VSS	G21	VCC
B15	RESET#	D4	VSS	E19	VCC	G22	VSS
B16	VSS	D5	VCCT	E20	VSS	G23	VCCT
B17	D1#	D6	VCC	E21	VCC	G24	D25#
G25	VSS	L4	VCCT	P23	VSS	V2	VSS
G26	D32#	L5	NC	P24	D49#	V3	LOCK#
H1	A12#	L6	VSS	P25	D41#	V4	VCCT
H2	VSS	L21	VCC	P26	NC	V5	VSS
H2	VSS	L21	VCC	P26	NC	V5	VSS
H3	A8#	L22	VSS	R1	REQ0#	V6	VCC
H4	VSS	L23	VCCT	R2	BPRI#	V21	VSS
H5	VSS	L24	D28#	R3	VID4	V22	VCC
H6	VCC	L25	VSS	R4	VSS	V23	VSS
H21	VSS	L26	D42#	R5	VCC	V24	D63#
H22	VCC	M1	TESTLO	R6	VSS	V25	D46#
H23	VSS	M2	VSS	R21	VCC	V26	D55#
H24	D26#	M3	VSS	R22	VSS	W1	TRDY#
H25	D29#	M4	VSS	R23	VCCT	W2	AERR#
H26	VREF	M5	RSP#	R24	D43#	W3	DBSY#
J1	A4#	M6	VCC	R25	VSS	W4	VSS
J2	A7#	M21	VSS	R26	D44#	W5	VCC
J3	A11#	M22	VCC	T1	REQ2#	W6	VSS
J4	VCCT	M23	VSS	T2	VSS	W21	VCC
J5	VCC	M24	D39#	T3	DEFER#	W22	VSS
J6	VSS	M25	D45#	T4	RP#	W23	VCCT
J21	VCC	M26	D48#	T5	VSS	W24	D59#
J22	VSS	N1	VREF	T6	VCC	W25	VSS
J23	VCCT	N2	PLL2	T21	VSS	W26	D54#
J24	D34#	N3	PLL1	T22	VCC	Y1	DRDY#
J25	VSS	N4	NC	T23	VSS	Y2	VSS
J26	D38#	N5	VCC	T24	D47#	Y3	RS0#
K1	A3#	N6	VSS	T25	D57#	Y4	TESTLO
K2	VSS	N21	VCC	T26	D51#	Y5	VSS
K3	A6#	N22	VSS	U1	REQ3#	Y6	VCC
K4	VSS	N23	VCCT	U2	HITM#	Y21	VSS
K5	VSS	N24	NC	U3	RS2#	Y22	VCC
K6	VCC	N25	VSS	U4	VSS	Y23	VSS
K21	VSS	N26	D37#	U5	VCC	Y24	D58#

Table 38. Signal Listing in Order by Ball Number (Sheet 3 of 4)

No.	Signal Name	No.	Signal Name	No.	Signal Name	No.	Signal Name
K22	VCC	P1	NC	U6	VSS	Y25	D53#
K23	VSS	P2	VSS	U21	VCC	Y26	D60#
K24	D31#	P3	API#	U22	VSS	AA1	VREF
K25	D33#	P4	NC	U23	VCCT	AA2	HIT#
K26	D35#	P5	NC	U24	D52#	AA3	ADS#
L1	REQ4#	P6	VCC	U25	VSS	AA4	VCCT
L2	BNR#	P21	VSS	U26	D40#	AA5	VCC
L3	REQ1#	P22	VCC	V1	RS1#	AA6	VSS
AA7	VCC	AB22	VCC	AD11	TDO	AE26	VSS
AA8	VSS	AB23	VSS	AD12	VCCT	AF1	VCCT
AA9	VCC	AB24	D61#	AD13	NC	AF2	VCCT
AA10	VSS	AB25	D56#	AD14	VCCT	AF3	VID3
AA11	VCC	AB26	VREF	AD15	LINT0	AF4	IERR#
AA12	VSS	AC1	BCLK	AD16	NCTRL	AF5	FLUSH#
AA13	VCC	AC2	VID1	AD17	PICD1	AF6	FERR#
AA14	VSS	AC3	A20M#	AD18	VCCT	AF7	TMS
AA15	VCC	AC4	VCCT	AD19	PICD0	AF8	DPSLP#
AA16	VSS	AC5	VCC	AD20	VCCT	AF9	VREF
AA17	VCC	AC6	VSS	AD21	BPM1#	AF10	BSEL1
AA18	VSS	AC7	VCC	AD22	BPM0#	AF11	TESTHI
AA19	VCC	AC8	VSS	AD23	NC	AF12	CMOSREF
AA20	VSS	AC9	VCC	AD24	DEP7#	AF13	THRMDA
AA21	VCC	AC10	VSS	AD25	DEP1#	AF14	THRMDC
AA22	VSS	AC11	VCC	AD26	DEP5#	AF15	TRST#
AA23	VCCT	AC12	VSS	AE1	VSS	AF16	EDGECTRLP
AA24	D62#	AC13	VCC	AE2	VID2	AF17	NC
AA25	VSS	AC14	VSS	AE3	VCCT	AF18	NC
AA26	D50#	AC15	VCC	AE4	STPCLK#	AF19	PREQ#
AB1	VID0	AC16	VSS	AE5	VSS	AF20	PICCLK
AB2	VSS	AC17	VCC	AE6	INIT#	AF21	VREF
AB3	AP0#	AC18	VSS	AE7	VSS	AF22	BP2#
AB4	PWRGOOD	AC19	VCC	AE8	NC	AF23	BINIT#
AB5	VSS	AC20	VSS	AE9	VSS	AF24	DEP4#
AB6	VCC	AC21	VCC	AE10	NC	AF25	VSS
AB7	VSS	AC22	VSS	AE11	VSS	AF26	VSS
AB8	VCC	AC23	VCCT	AE12	BSEL0		
AB9	VSS	AC24	DEP3#	AE13	VSS		
AB10	VCC	AC25	VSS	AE14	LINT1		

Table 38. Signal Listing in Order by Ball Number (Sheet 4 of 4)

No.	Signal Name	No.	Signal Name	No.	Signal Name	No.	Signal Name
AB11	VSS	AC26	DEP6#	AE15	VSS		
AB12	VCC	AD1	BCLK#/ CLKREF	AE16	RTTIMPEDP		
AB13	VSS	AD2	VSS	AE17	VSS		
AB14	VCC	AD3	SMI#	AE18	VCCT		
AB15	VSS	AD4	NC	AE19	VSS		
AB16	VCC	AD5	CMOSREF	AE20	BP3#		
AB17	VSS	AD6	VCCT	AE21	VSS		
AB18	VCC	AD7	TDI	AE22	PRDY#		
AB19	VSS	AD8	VCCT	AE23	VSS		
AB20	VCC	AD9	IGNNE#	AE24	DEP0#		
AB21	VSS	AD10	TCK	AE25	DEP2#		

Table 39. Signal Listing in Order by Signal Name (Sheet 1 of 3)

No.	Signal Name	Signal Buffer Type	No.	Signal Name	Signal Buffer Type
K1	A3#	AGTL I/O	AF23	BINIT#	AGTL I/O
J1	A4#	AGTL I/O	L2	BNR#	AGTL I/O
G2	A5#	AGTL I/O	AF22	BP2#	AGTL I/O
K3	A6#	AGTL I/O	AE20	BP3#	AGTL I/O
J2	A7#	AGTL I/O	AD22	BPM0#	AGTL I/O
H3	A8#	AGTL I/O	AD21	BPM1#	AGTL I/O
G1	A9#	AGTL I/O	R2	BPRI#	AGTL Input
A3	A10#	AGTL I/O	A7	BREQ0#	AGTL I/O
J3	A11#	AGTL I/O	AE12	BSEL0	3.3 V CMOS Output
H1	A12#	AGTL I/O	AF10	BSEL1	3.3 V CMOS Output
D3	A13#	AGTL I/O	AD5	CMOSREF	CMOS Reference Voltage
F3	A14#	AGTL I/O	AF12	CMOSREF	CMOS Reference Voltage
G3	A15#	AGTL I/O	A16	D0#	AGTL I/O
C2	A16#	AGTL I/O	B17	D1#	AGTL I/O
B5	A17#	AGTL I/O	A17	D2#	AGTL I/O
B11	A18#	AGTL I/O	D23	D3#	AGTL I/O
C6	A19#	AGTL I/O	B19	D4#	AGTL I/O
B9	A20#	AGTL I/O	C20	D5#	AGTL I/O
B7	A21#	AGTL I/O	C16	D6#	AGTL I/O
C8	A22#	AGTL I/O	A20	D7#	AGTL I/O
A8	A23#	AGTL I/O	A22	D8#	AGTL I/O
A10	A24#	AGTL I/O	A19	D9#	AGTL I/O

Table 39. Signal Listing in Order by Signal Name (Sheet 2 of 3)

No.	Signal Name	Signal Buffer Type	No.	Signal Name	Signal Buffer Type
B3	A25#	AGTL I/O	A23	D10#	AGTL I/O
A13	A26#	AGTL I/O	A24	D11#	AGTL I/O
A9	A27#	AGTL I/O	C18	D12#	AGTL I/O
C3	A28#	AGTL I/O	D24	D13#	AGTL I/O
C12	A29#	AGTL I/O	B24	D14#	AGTL I/O
C10	A30#	AGTL I/O	A18	D15#	AGTL I/O
A6	A31#	AGTL I/O	E23	D16#	AGTL I/O
A15	A32#	AGTL I/O	B21	D17#	AGTL I/O
A14	A33#	AGTL I/O	B23	D18#	AGTL I/O
B13	A34#	AGTL I/O	E26	D19#	AGTL I/O
A12	A35#	AGTL I/O	C24	D20#	AGTL I/O
AC3	A20M#	1.5V CMOS Input	F24	D21#	AGTL I/O
AA3	ADS#	AGTL I/O	D25	D22#	AGTL I/O
W2	AERR#	AGTL I/O	E24	D23#	AGTL I/O
AB3	AP0#	AGTL I/O	B25	D24#	AGTL I/O
P3	AP1#	AGTL I/O	G24	D25#	AGTL I/O
AC1	BCLK	Clock Input	H24	D26#	AGTL I/O
AD1	BCLK#/CLKREF	Clock Input	F26	D27#	AGTL I/O
C14	BERR#	AGTL I/O	L24	D28#	AGTL I/O
H25	D29#	AGTL I/O	AF24	DEP4#	AGTL I/O
C26	D30#	AGTL I/O	AD26	DEP5#	AGTL I/O
K24	D31#	AGTL I/O	AC26	DEP6#	AGTL I/O
G26	D32#	AGTL I/O	AD24	DEP7#	AGTL I/O
K25	D33#	AGTL I/O	Y1	DRDY#	AGTL I/O
J24	D34#	AGTL I/O	AF8	DPSLP#	1.5 V CMOS Input
K26	D35#	AGTL I/O	AF16	EDGECTRLP	AGTL Control
F25	D36#	AGTL I/O	AF6	FERR#	1.5 V Open Drain Output
N26	D37#	AGTL I/O	AF5	FLUSH#	1.5 V CMOS Input
J26	D38#	AGTL I/O	AA2	HIT#	AGTL I/O
M24	D39#	AGTL I/O	U2	HITM#	AGTL I/O
U26	D40#	AGTL I/O	AF4	IERR#	1.5 V Open Drain Output
P25	D41#	AGTL I/O	AD9	IGNNE#	1.5 V CMOS Input
L26	D42#	AGTL I/O	AE6	INIT#	1.5 V CMOS Input
R24	D43#	AGTL I/O	AD15	INTR/LINT0	1.5 V CMOS Input
R26	D44#	AGTL I/O	V3	LOCK#	AGTL I/O
M25	D45#	AGTL I/O	AE14	NMI/LINT1	1.5 V CMOS Input
V25	D46#	AGTL I/O	AD16	NCTRL	AGTL impedance control
T24	D47#	AGTL I/O	AF20	PICCLK	1.8 V APIC Clock Input

Table 39. Signal Listing in Order by Signal Name (Sheet 3 of 3)

No.	Signal Name	Signal Buffer Type	No.	Signal Name	Signal Buffer Type
M26	D48#	AGTL I/O	AD19	PICD0	1.5 V Open Drain I/O
P24	D49#	AGTL I/O	AD17	PICD1	1.5 V Open Drain I/O
AA26	D50#	AGTL I/O	N3	PLL1	PLL Analog Voltage
T26	D51#	AGTL I/O	N2	PLL2	PLL Analog Voltage
U24	D52#	AGTL I/O	AE22	PRDY#	AGTL Output
Y25	D53#	AGTL I/O	AF19	PREQ#	1.5 V CMOS Input
W26	D54#	AGTL I/O	AB4	PWRGOOD	1.8 V CMOS Input
V26	D55#	AGTL I/O	R1	REQ0#	AGTL I/O
AB25	D56#	AGTL I/O	L3	REQ1#	AGTL I/O
T25	D57#	AGTL I/O	T1	REQ2#	AGTL I/O
Y24	D58#	AGTL I/O	U1	REQ3#	AGTL I/O
W24	D59#	AGTL I/O	L1	REQ4#	AGTL I/O
Y26	D60#	AGTL I/O	B15	RESET#	AGTL Input
AB24	D61#	AGTL I/O	T4	RP#	AGTL I/O
AA24	D62#	AGTL I/O	Y3	RS0#	AGTL I/O
V24	D63#	AGTL I/O	V1	RS1#	AGTL I/O
W3	DBSY#	AGTL I/O	U3	RS2#	AGTL I/O
T3	DEFER#	AGTL Input	M5	RSP#	AGTL Input
AE24	DEP0#	AGTL I/O	AE16	RTTIMPEDP	AGTL Pull-up Control
AD25	DEP1#	AGTL I/O	AD3	SMI#	1.5 V CMOS Input
AE25	DEP2#	AGTL I/O	AE4	STPCLK#	1.5 V CMOS Input
AC24	DEP3#	AGTL I/O			
AD10	TCK	1.5V JTAG Clock Input	AC2	VID1	Voltage Identification
AD7	TDI	JTAG Input	AE2	VID2	Voltage Identification
AD11	TDO	JTAG Output	AF3	VID3	Voltage Identification
E2	TESTHI	Test Use Only	R3	VID4	Voltage Identification
AF11	TESTHI	Test Use Only	A4	VREF	AGTL Reference Voltage
M1	TESTLO	Test Use Only	A21	VREF	AGTL Reference Voltage
Y4	TESTLO	Test Use Only	N1	VREF	AGTL Reference Voltage
AF13	THERMDA	Thermal Diode Anode	AF9	VREF	AGTL Reference Voltage
AF14	THERMDC	Thermal Diode Cathode	AF21	VREF	AGTL Reference Voltage
AF7	TMS	JTAG Input	AA1	VREF	AGTL Reference Voltage
W1	TRDY#	AGTL I/O	AB26	VREF	AGTL Reference Voltage
AF15	TRST#	JTAG Input	H26	VREF	AGTL Reference Voltage
AB1	VID0	Voltage Identification	E3	VTPWRGD	VCCT power good signal

Table 40. Voltage and No-Connect Ball Locations

Signal Name	Pin/Ball Numbers
NC	A2, A5, A11, B1, C1, C4, C22, D1, D26, E1, F1, L5, N4, N24, P1, P4, P5, P26, AD4, AD13, AD23, AE8, AE10, AF17, AF18
VCC	D6, D8, D10, D12, D14, D16, D18, D20, D22, E5, E7, E9, E11, E13, E15, E17, E19, E21, F6, F8, F10, F12, F14, F16, F18, F20, F22, G5, G21, H6, H22, J5, J21, K6, K22, L21, M6, M22, N5, N21, P6, P22, R5, R21, T6, T22, U5, U21, V6, V22, W5, W21, Y6, Y22, AA5, AA7, AA9, AA11, AA13, AA15, AA17, AA19, AA21, AB6, AB8, AB10, AB12, AB14, AB16, AB18, AB20, AB22, AC5, AC7, AC9, AC11, AC13, AC15, AC17, AC19, AC21
VCCT	A26, C5, C7, C9, C11, C13, C15, C17, C19, C21, D5, E4, E6, G4, G23, J4, J23, L4, L23, N23, R23, U23, V4, W23, AA4, AA23, AC4, AC23, AD6, AD8, AD12, AD14, AD18, AD20, AE3, AE18, AF1, AF2
VSS	A25, B2, B4, B6, B8, B10, B12, B14, B16, B18, B20, B22, B26, C23, C25, D2, D4, D7, D9, D11, D13, D15, D17, D19, D21, E8, E10, E12, E14, E16, E18, E20, E22, E25, F2, F4, F5, F7, F9, F11, F13, F15, F17, F19, F21, F23, G6, G22, G25, H2, H4, H5, H21, H23, J6, J22, J25, K2, K4, K5, K21, K23, L6, L22, L25, M2, M3, M4, M21, M23, N6, N22, N25, P2, P21, P23, R4, R6, R22, R25, T2, T5, T21, T23, U4, U6, U22, U25, V2, V5, V21, V23, W4, W6, W22, W25, Y2, Y5, Y21, Y23, AA6, AA8, AA10, AA12, AA14, AA16, AA18, AA20, AA22, AA25, AB2, AB5, AB7, AB9, AB11, AB13, AB15, AB17, AB19, AB21, AB23, AC6, AC8, AC10, AC12, AC14, AC16, AC18, AC20, AC22, AC25, AD2, AE1, AE5, AE7, AE9, AE11, AE13, AE15, AE17, AE19, AE21, AE23, AE26, AF25, AF26

NOTE: A2 pin is de-populated on the Micro-FCPGA package.



This page intentionally left blank.

6.0 V_{CC} Thermal Specifications

In order to achieve proper cooling of the processor, a thermal solution (e.g., heat spreader, heat pipe, or other heat transfer system) must make firm contact to the exposed processor die. The processor die must be clean before the thermal solution is attached or the processor may be damaged.

Table 41 provides the Thermal Design Power (TDP) dissipation and the minimum and maximum T_J temperatures for the ULV Intel® Celeron® processor. The thermal solution should be designed to ensure the junction temperature never exceeds the specified value while operating at the Thermal Design Power. Additionally, a secondary fail-safe mechanism in hardware should be provided to shutdown the processor at 101° C to prevent permanent damage, as described in Section 3.1.3. TDP is a thermal design power specification based on the worst case power dissipation of the processor while executing publicly available software under normal operating conditions at nominal voltages. Contact your Intel Field Sales Representative for further information.

Table 41. Power Specifications for the Ultra-Low Voltage Intel® Celeron® Processor

Symbol	Core Frequency/Voltage	Thermal Design Power (typ)	Thermal Design Power (max)	Unit	Notes
TDP	650 MHz and 1.10 V 400 MHz and 0.95 V	7.00 3.40	8.30 4.23	W	At 100° C, 1, 4
Symbol	Parameter	Min	Max	Unit	Notes
P _{AH}	Auto Halt power at 1.10 V 0.95 V		1.9 1.0	W	At 50° C, 2
P _{QS}	Quick Start power at 1.10 V 0.95 V		1.7 0.9	W	At 50° C, 2
P _{DSLP}	Deep Sleep power at 1.10 V 0.95 V		1.6 0.7	W	At 35° C, 2
T _J	Junction Temperature	0	100	° C	3

NOTES:

1. TDP (typ) is defined as the worst case power dissipated by the processor while executing publicly available software under normal operating conditions at nominal voltages that meet the load line specifications. The TDP number shown is a specification based on I_{CC} (maximum) and indirectly tested by I_{CC} (maximum) testing. The Intel TDP specification is a recommended design point and is not representative of the absolute maximum power the processor may dissipate under worst case conditions.
2. Not 100% tested. These power specifications are determined by characterization of the processor currents at higher temperatures and extrapolating the values for the temperature indicated.
3. T_J is measured with the on-die thermal diode.
4. TDP (max) is defined as the worst case power dissipated by the processor while executing a worst case instruction mix, operating at typical V_{CC} and under normal operating conditions.

6.1 Thermal Diode

The ULV Intel® Celeron® processor has an on-die thermal diode that should be used to monitor the die temperature (T_J). A thermal sensor located on the motherboard, or a stand-alone measurement kit, should monitor the die temperature of the processor for thermal management or instrumentation purposes. Tables 42 and 43 provide the diode interface and specifications.

Note: The reading of the thermal sensor connected to the thermal diode will not necessarily reflect the temperature of the hottest location on the die. This is due to inaccuracies in the thermal sensor, on-die temperature gradients between the location of the thermal diode and the hottest location on the die, and time based variations in the die temperature measurement. Time based variations may occur when the sampling rate of the thermal diode (by the thermal sensor) is slower than the rate at which the T_J temperature may change.

Table 42. Thermal Diode Interface

Signal Name	Pin/Ball Number	Signal Description
THERMDA	AF13	Thermal diode anode
THERMDC	AF14	Thermal diode cathode

Table 43. Thermal Diode Specifications

Symbol	Parameter	Min	Typ	Max	Unit	Notes
n	Diode Ideality Factor (5-150 μ A)	1.0011	1.0067	1.0122		1, 2, 3, 4, 6
n	Diode Ideality Factor (5-300 μ A)	1.0003	1.0091	1.0178		1, 2, 3, 5, 6

NOTES:

- Intel does not support or recommend operation of the thermal diode under reverse bias. Intel does not support or recommend operation of the thermal diode when the processor power supplies are not within their specified tolerance range.
- Characterized at 100° C.
- Not 100% tested. Specified by design/characterization.
- Specified for Forward Bias Current = 5 μ A (min) and 150 μ A (max).
- Specified for Forward Bias Current = 5 μ A (min) and 300 μ A (max).
- The ideality factor, n, represents the deviation from ideal diode behavior as exemplified by the diode equation: Where I_s = saturation current, q = electronic charge, V_d = voltage across the diode, k = Boltzmann Constant, and T = absolute temperature (Kelvin).

$$I_{FW} = I_S \cdot (e^{qV_D/kT} - 1)$$

7.0 Processor Initialization and Configuration

7.1 Description

The ULV Intel® Celeron® processor has some configuration options that are determined by hardware and some that are determined by software. The processor samples its hardware configuration at reset on the active-to-inactive transition of RESET#. The *P6 Family of Processors Developer's Manual* describes these configuration options. Some of the configuration options for the ULV Intel Celeron processor are described in the remainder of this section.

7.1.1 Quick Start Enable

Quick Start enabling is mandatory on the ULV Intel Celeron processor by strapping A15# low. When the STPCLK# signal is asserted it will enter the Quick Start state when A15# is sampled active on the RESET# signal's active-to-inactive transition. The Quick Start state supports snoops from the bus priority device but it does not support symmetric master snoops nor is the latching of interrupts supported. A "1" in bit position 5 of the Power-on Configuration register indicates that the Quick Start state has been enabled.

7.1.2 System Bus Frequency

The current generation ULV Intel Celeron processor will only function with a system bus frequency of 100 MHz.

7.1.3 APIC Enable

The processor APIC must be hardware enabled by pulling the PICD[1:0] signals separately up to 1.5 V and supplying an active PICCLK to the processor. Software may be used to disable the APIC if it is not being used, after PICD[1:0] are sampled high when RESET# is deasserted and the processor has started executing instructions.

7.2 Clock Frequencies and Ratios

The ULV Intel Celeron processor uses a clock design in which the bus clock is multiplied by a ratio to produce the processor's internal (or core) clock. The ratio used is programmed into the processor during manufacturing. The bus ratio programmed into the processor is visible in bit positions 22 to 25 and 27 of the Power-on Configuration register. [Table 23](#) shows the 5-bit codes in the Power-on Configuration register and their corresponding bus ratios.



This page intentionally left blank.

8.0 Processor Interface

8.1 Alphabetical Signal Reference

8.1.1 A[35:3]# (I/O – AGTL)

The A[35:3]# (Address) signals define a 2^{36} -byte physical memory address space. When ADS# is active, these signals transmit the address of a transaction; when ADS# is inactive, these signals transmit transaction information. These signals must be connected to the appropriate pins/balls of both agents on the system bus. The A[35:24]# signals are protected with the AP1# parity signal, and the A[23:3]# signals are protected with the AP0# parity signal.

On the active-to-inactive transition of RESET#, each processor bus agent samples A[35:3]# signals to determine its power-on configuration. See *P6 Family of Processors Developer's Manual* for details.

8.1.2 A20M# (I - 1.5V Tolerant)

If the A20M# (Address-20 Mask) input signal is asserted, the processor masks physical address bit 20 (A20#) before looking up a line in any internal cache and before driving a read/write transaction on the bus. Asserting A20M# emulates the 8086 processor's address wrap-around at the 1-Mbyte boundary. Assertion of A20M# is only supported in Real mode.

8.1.3 ADS# (I/O - AGTL)

The ADS# (Address Strobe) signal is asserted to indicate the validity of a transaction address on the A[35:3]# signals. Both bus agents observe the ADS# activation to begin parity checking, protocol checking, address decode, internal snoop or deferred reply ID match operations associated with the new transaction. This signal must be connected to the appropriate pins/balls on both agents on the system bus.

8.1.4 AERR# (I/O - AGTL)

The AERR# (Address Parity Error) signal is observed and driven by both system bus agents, and if used, must be connected to the appropriate pins/balls of both agents on the system bus. AERR# observation is optionally enabled during power-on configuration; if enabled, a valid assertion of AERR# aborts the current transaction.

If AERR# observation is disabled during power-on configuration, a central agent may handle an assertion of AERR# as appropriate to the error handling architecture of the system.

8.1.5 AP[1:0]# (I/O - AGTL)

The AP[1:0]# (Address Parity) signals are driven by the request initiator along with ADS#, A[35:3]#, REQ[4:0]# and RP#. AP1# covers A[35:24]#. AP0# covers A[23:3]#. A correct parity signal is high if an even number of covered signals is low and low if an odd number of covered signals are low. This allows parity to be high when all the covered signals are high. AP[1:0]# should be connected to the appropriate pins/balls on both agents on the system bus.

8.1.6 BCLK, BCLK# (I)

The BCLK and BCLK# signals determines the system bus frequency.

On systems with Differential Clocking, both system bus agents must receive these signals to drive their outputs and latch their inputs on the BCLK rising edge and BCLK# falling edge. All external timing parameters are specified with respect to the crossing point of the BCLK rising edge and BCLK# falling edge.

On systems with Single Ended Clocking, both system bus agents must receive the BCLK signal to drive their outputs and latch their inputs on the BCLK rising edge. All external timing parameters are specified with respect to the BCLK signal. The BCLK# signal functions as the CLKREF input.

8.1.7 BERR# (I/O - AGTL)

The BERR# (Bus Error) signal is asserted to indicate an unrecoverable error without a bus protocol violation. It may be driven by either system bus agent and must be connected to the appropriate pins/balls of both agents, if used. However, the ULV Intel® Celeron® processors do not observe assertions of the BERR# signal.

BERR# assertion conditions are defined by the system configuration. Configuration options enable the BERR# driver as follows:

- Enabled or disabled
- Asserted optionally for internal errors along with IERR#
- Asserted optionally by the request initiator of a bus transaction after it observes an error
- Asserted by any bus agent when it observes an error in a bus transaction

8.1.8 BINIT# (I/O - AGTL)

The BINIT# (Bus Initialization) signal may be observed and driven by both system bus agents and must be connected to the appropriate pins/balls of both agents, if used. If the BINIT# driver is enabled during the power-on configuration, BINIT# is asserted to signal any bus condition that prevents reliable future information.

If BINIT# is enabled during power-on configuration, and BINIT# is sampled asserted, all bus state machines are reset and any data which was in transit is lost. All agents reset their rotating ID for bus arbitration to the state after reset, and internal count information is lost. The L1 and L2 caches are not affected.

If BINIT# is disabled during power-on configuration, a central agent may handle an assertion of BINIT# as appropriate to the Machine Check Architecture (MCA) of the system.

8.1.9 BNR# (I/O - AGTL)

The BNR# (Block Next Request) signal is used to assert a bus stall by any bus agent that is unable to accept new bus transactions. During a bus stall, the current bus owner cannot issue any new transactions.

Since multiple agents may need to request a bus stall simultaneously, BNR# is a wired-OR signal that must be connected to the appropriate pins/balls of both agents on the system bus. In order to avoid wire-OR glitches associated with simultaneous edge transitions driven by multiple drivers, BNR# is activated on specific clock edges and sampled on specific clock edges.

8.1.10 BP[3:2]# (I/O - AGTL)

The BP[3:2]# (Breakpoint) signals are the System Support group Breakpoint signals. They are outputs from the processor that indicate the status of breakpoints.

8.1.11 BPM[1:0]# (I/O - AGTL)

The BPM[1:0]# (Breakpoint Monitor) signals are breakpoint and performance monitor signals. They are outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance.

8.1.12 BPRI# (I - AGTL)

The BPRI# (Bus Priority Request) signal is used to arbitrate for ownership of the system bus. It must be connected to the appropriate pins/balls on both agents on the system bus. Observing BPRI# active (as asserted by the priority agent) causes the processor to stop issuing new requests, unless such requests are part of an ongoing locked operation. The priority agent keeps BPRI# asserted until all of its requests are completed and then releases the bus by deasserting BPRI#.

8.1.13 BREQ0# (I/O - AGTL)

The BREQ0# (Bus Request) signal is a processor Arbitration Bus signal. The processor indicates that it wants ownership of the system bus by asserting the BREQ0# signal.

During power-up configuration, the central agent must assert the BREQ0# bus signal. The processor samples BREQ0# on the active-to-inactive transition of RESET#. Optionally, this signal may be grounded with a 10-Ω resistor.

8.1.14 BSEL[1:0] (O – 3.3V Tolerant)

The BSEL[1:0] (Select Processor System Bus Speed) signal is used to configure the processor for the system bus frequency. The chipset and system clock generator also uses the BSEL signals. The VTPWRGD signal informs the processor to output the BSEL signals. During power up the BSEL signals will be indeterminate for a small period of time. The chipset and clock generator should not sample the BSEL signals until the VTPWRGD signal is asserted. The assertion of the VTPWRGD signal indicates that the BSEL signals are stable and driven to a final state by the processor. Refer to [Figure 12](#) for the timing relationship between the BSEL and VTPWRGD signals.

Table 44 shows the encoding scheme for BSEL[1:0]. The only supported system bus frequency for the ULV Intel® Celeron® processor is 100 MHz. If another frequency is used, then the processor is not ensured to function properly.

Table 44. BSEL[1:0] Encoding

BSEL[1:0]	System Bus Frequency
01	100 MHz

8.1.15 CLKREF (Analog)

The CLKREF (System Bus Clock Reference) signal provides a reference voltage to define the trip point for the BCLK signal on platforms supporting Single Ended Clocking. This signal should be connected to a resistor divider to generate 1.25 V from the 2.5-V supply. A minimum of 1- μ F decoupling capacitance is recommended on CLKREF. On systems with Differential Clocking, the CLKREF pin functions as the BCLK# input.

8.1.16 CMOSREF (Analog)

The CMOSREF (CMOS Reference Voltage) signal provides a DC level reference voltage for the CMOS input buffers. CMOSREF must be generated from a stable 1.5V supply (815 chipset family), 2.5 V (440MX chipset family) and must meet the VCMOSREF specification. The same 1.5 V (815 chipset family) or 2.5 V (440MX chipset family) supply should be used to power the chipset CMOS I/O buffers that drive the CMOS signals. The Thevenin equivalent impedance of the VCMOSREF generation circuits must be less than 0.5 K Ω /1 K Ω (i.e., top resistor 500 Ω , bottom resistor 1 K Ω) for the Intel 815 Chipset family. The Thevenin equivalent impedance of the VCMOSREF generation circuits must be less than 0.75 K Ω /0.5 K Ω (i.e., top resistor 750 Ω , bottom resistor 500 Ω) for the Intel 440MX chipset family.

8.1.17 D[63:0]# (I/O - AGTL)

The D[63:0]# (Data) signals are the data signals. These signals provide a 64-bit data path between both system bus agents, and must be connected to the appropriate pins/balls on both agents. The data driver asserts DRDY# to indicate a valid data transfer.

8.1.18 DBSY# (I/O - AGTL)

The DBSY# (Data Bus Busy) signal is asserted by the agent responsible for driving data on the system bus to indicate that the data bus is in use. The data bus is released after DBSY# is deasserted. This signal must be connected to the appropriate pins/balls on both agents on the system bus.

8.1.19 DEFER# (I - AGTL)

The DEFER# (Defer) signal is asserted by an agent to indicate that the transaction cannot be ensured in-order completion. Assertion of DEFER# is normally the responsibility of the addressed memory agent or I/O agent. This signal must be connected to the appropriate pins/balls on both agents on the system bus.

8.1.20 DEP[7:0]# (I/O - AGTL)

The DEP[7:0]# (Data Bus ECC Protection) signals provide optional ECC protection for the data bus. They are driven by the agent responsible for driving D[63:0]#, and must be connected to the appropriate pins/balls on both agents on the system bus if they are used. During power-on configuration, DEP[7:0]# signals may be enabled for ECC checking or disabled for no checking.

8.1.21 DRDY# (I/O - AGTL)

The DRDY# (Data Ready) signal is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-cycle data transfer, DRDY# may be deasserted to insert idle clocks. This signal must be connected to the appropriate pins/balls on both agents on the system bus.

8.1.22 DPSLP# (I - 1.5 V Tolerant)

The DPSLP# (Deep Sleep) signal, when asserted in the Quick Start state, causes the processor to enter the Deep Sleep state. In order to return to the Quick Start state BCLK, BCLK# must be running and the DPSLP# pin must be deasserted.

8.1.23 EDGCTRLP (I-Analog)

The EDGCTRLP (Edge Rate Control) signal is used to configure the edge rate of the AGTL output buffers. Connect the signal to V_{SS} with a 110-Ω, 1% resistor.

8.1.24 FERR# (O - 1.5 V Tolerant Open-drain)

The FERR# (Floating-point Error) signal is asserted when the processor detects an unmasked floating-point error. FERR# is similar to the ERROR# signal on the Intel 387 coprocessor, and it is included for compatibility with systems using DOS-type floating-point error reporting.

8.1.25 FLUSH# (I - 1.5 V Tolerant)

When the FLUSH# (Flush) input signal is asserted, the processor writes back all internal cache lines in the Modified state and invalidates all internal cache lines. At the completion of a flush operation, the processor issues a Flush Acknowledge transaction. The processor stops caching any new data while the FLUSH# signal remains asserted.

On the active-to-inactive transition of RESET#, each processor bus agent samples FLUSH# to determine its power-on configuration.

8.1.26 HIT# (I/O - AGTL), HITM# (I/O - AGTL)

The HIT# (Snoop Hit) and HITM# (Hit Modified) signals convey transaction snoop operation results, and must be connected to the appropriate pins/balls on both agents on the system bus. Either bus agent may assert both HIT# and HITM# together to indicate that it requires a snoop stall, which may be continued by reasserting HIT# and HITM# together.

8.1.27 IERR# (O - 1.5 V Tolerant Open-drain)

The IERR# (Internal Error) signal is asserted by the processor as the result of an internal error. Assertion of IERR# is usually accompanied by a SHUTDOWN transaction on the system bus. This transaction may optionally be converted to an external error signal (e.g., NMI) by system logic. The processor will keep IERR# asserted until it is handled in software or with the assertion of RESET#, BINIT, or INIT#.

8.1.28 IGNNE# (I - 1.5 V Tolerant)

The IGNNE# (Ignore Numeric Error) signal is asserted to force the processor to ignore a numeric error and continue to execute non-control floating-point instructions. If IGNNE# is deasserted, the processor freezes on a non-control floating-point instruction if a previous instruction caused an error. IGNNE# has no affect when the NE bit in control register 0 (CR0) is set.

8.1.29 INIT# (I - 1.5 V Tolerant)

The INIT# (Initialization) signal is asserted to reset integer registers inside the processor without affecting the internal (L1 or L2) caches or the floating-point registers. The processor begins execution at the power-on reset vector configured during power-on configuration. The processor continues to handle snoop requests during INIT# assertion. INIT# is an asynchronous input.

If INIT# is sampled active on RESET#'s active-to-inactive transition, then the processor executes its built-in self-test (BIST).

8.1.30 INTR (I - 1.5 V Tolerant)

The INTR (Interrupt) signal indicates that an external interrupt has been generated. INTR becomes the LINT0 signal when the APIC is enabled. The interrupt is maskable using the IF bit in the EFLAGS register. If the IF bit is set, the processor vectors to the interrupt handler after completing the current instruction execution. Upon recognizing the interrupt request, the processor issues a single Interrupt Acknowledge (INTA) bus transaction. INTR must remain active until the INTA bus transaction to ensure its recognition.

8.1.31 LINT[1:0] (I - 1.5 V Tolerant)

The LINT[1:0] (Local APIC Interrupt) signals must be connected to the appropriate pins/balls of all APIC bus agents, including the processor and the system logic or I/O APIC component. When APIC is disabled, the LINT0 signal becomes INTR, a maskable interrupt request signal, and LINT1 becomes NMI, a non-maskable interrupt. INTR and NMI are backward compatible with the same signals for the Pentium processor. Both signals are asynchronous inputs.

Both of these signals must be software configured by programming the APIC register space to be used either as NMI/INTR or LINT[1:0] in the BIOS. If the APIC is enabled at reset, then LINT[1:0] is the default configuration.

8.1.32 LOCK# (I/O - AGTL)

The LOCK# (Lock) signal indicates to the system that a sequence of transactions must occur atomically. This signal must be connected to the appropriate pins/balls on both agents on the system bus. For a locked sequence of transactions, LOCK# is asserted from the beginning of the first transaction through the end of the last transaction.

When the priority agent asserts BPRI# to arbitrate for bus ownership, it waits until it observes LOCK# deasserted. This enables the processor to retain bus ownership throughout the bus locked operation and ensure the atomicity of lock.

8.1.33 NCTRL (I - Analog)

The NCTRL signal provides the AGTL pull down impedance control. The processor samples this input to determine the N-channel pull-down device strength when it is the driving agent. An external 14 Ω (1% tolerance) pull-up resistor to V_{CCT} is required for this signal. Refer to platform design guide for implementation details.

8.1.34 NMI (I - 1.5 V Tolerant)

The NMI (Non-Maskable Interrupt) indicates that an external interrupt has been generated. NMI becomes the LINT1 signal when the APIC is disabled. Asserting NMI causes an interrupt with an internally supplied vector value of two. An external interrupt-acknowledge transaction is not generated. If NMI is asserted during the execution of an NMI service routine, it remains pending and is recognized after the IRET is executed by the NMI service routine. At most, one assertion of NMI is held pending. NMI is rising edge sensitive.

8.1.35 PICCLK (I – 2.0 V Tolerant)

The PICCLK (APIC Clock) signal is an input clock to the processor and system logic or I/O APIC that is required for operation of the processor, system logic, and I/O APIC components on the APIC bus.

8.1.36 PICD[1:0] (I/O - 1.5 V Tolerant Open-drain)

The PICD[1:0] (APIC Data) signals are used for bi-directional serial message passing on the APIC bus. They must be connected to the appropriate pins/balls of all APIC bus agents, including the processor and the system logic or I/O APIC components. If the PICD0 signal is sampled low on the active-to-inactive transition of the RESET# signal, then the APIC is hardware disabled. For the ULV Intel® Celeron® processor, the APIC is required to be hardware enabled as described in [Section 7.1.3](#).

8.1.37 PLL1, PLL2 (Analog)

The PLL1 and PLL2 signals provide isolated analog decoupling is required for the internal PLL. See [Section 3.2.2](#) for a description of the analog decoupling circuit.

8.1.38 PRDY# (O - AGTL)

The PRDY# (Probe Ready) signal is a processor output used by debug tools to determine processor debug readiness.

8.1.39 PREQ# (I - 1.5 V Tolerant)

The PREQ# (Probe Request) signal is used by debug tools to request debug operation of the processor.

8.1.40 PWRGOOD (I – 1.8 V Tolerant)

PWRGOOD (Power Good) is a 1.8-V tolerant input. The processor requires this signal to be a clean indication that clocks and the power supplies (V_{CC} , V_{CCT} , etc.) are stable and within their specifications. Clean implies that the signal will remain low, (capable of sinking leakage current) and without glitches, from the time that the power supplies are turned on, until they come within specification. The signal will then transition monotonically to a high (1.8 V) state. [Figure 12](#) through [Figure 14](#) illustrate the relationship of PWRGOOD to other system signals. PWRGOOD may be driven inactive at any time, but clocks and power must again be stable before the rising edge of PWRGOOD. It must also meet the minimum pulse width specified in [Table 25](#) ([Section 3.6](#)) and be followed by a 1 ms RESET# pulse.

The PWRGOOD signal, which must be supplied to the processor, is used to protect internal circuits against voltage sequencing issues. The PWRGOOD signal should be driven high throughout boundary scan operation.

8.1.41 REQ[4:0]# (I/O - AGTL)

The REQ[4:0]# (Request Command) signals must be connected to the appropriate pins/balls on both agents on the system bus. They are asserted by the current bus owner when it drives A[35:3]# to define the currently active transaction type.

8.1.42 RESET# (I - AGTL)

Asserting the RESET# signal resets the processor to a known state and invalidates the L1 and L2 caches without writing back Modified (M state) lines. For a power-on type reset, RESET# must stay active for at least 1 ms after V_{CC} and BCLK, BCLK# have reached their proper DC and AC specifications and after PWRGOOD has been asserted. When observing active RESET#, all bus agents will deassert their outputs within two clocks. RESET# is the only AGTL signal that does not have on-die AGTL termination. A 56.2 Ω 1% terminating resistor connected to V_{CCT} is required.

A number of bus signals are sampled at the active-to-inactive transition of RESET# for the power-on configuration. The configuration options are described in [Section 4.0](#) and in the *P6 Family of Processors Developer's Manual*.

Unless its outputs are tri-stated during power-on configuration, after an active-to-inactive transition of RESET#, the processor optionally executes its built-in self-test (BIST) and begins program execution at reset-vector 000FFFF0H or FFFFFFF0H. RESET# must be connected to the appropriate pins/balls on both agents on the system bus.

8.1.43 RP# (I/O - AGTL)

The RP# (Request Parity) signal is driven by the request initiator and provides parity protection on ADS# and REQ[4:0]#. RP# should be connected to the appropriate pins/balls on both agents on the system bus.

A correct parity signal is high if an even number of covered signals is low and low if an odd number of covered signals are low. This definition allows parity to be high when all covered signals are high.

8.1.44 RS[2:0]# (I/O - AGTL)

The RS[2:0]# (Response Status) signals are driven by the response agent (the agent responsible for completion of the current transaction) and must be connected to the appropriate pins/balls on both agents on the system bus.

8.1.45 RSP# (I - AGTL)

The RSP# (Response Parity) signal is driven by the response agent (the agent responsible for completion of the current transaction) during assertion of RS[2:0]#. RSP# provides parity protection for RS[2:0]#. RSP# should be connected to the appropriate pins/balls on both agents on the system bus.

A correct parity signal is high if an even number of covered signals are low, and it is low if an odd number of covered signals are low. During Idle state of RS[2:0]# (RS[2:0]#=000), RSP# is also high since it is not driven by any agent ensuring correct parity.

8.1.46 RTTIMPEDP (I-Analog)

The RTTIMPEDP (R_{TT} Impedance/PMOS) signal is used to configure the on-die AGTL termination. Connect the RTTIMPEDP signal to V_{SS} with a 56.2- Ω , 1% resistor.

8.1.47 SMI# (I - 1.5 V Tolerant)

The SMI# (System Management Interrupt) is asserted asynchronously by system logic. On accepting a System Management Interrupt, the processor saves the current state and enters System Management Mode (SMM). An SMI Acknowledge transaction is issued, and the processor begins program execution from the SMM handler.

8.1.48 STPCLK# (I - 1.5 V Tolerant)

The STPCLK# (Stop Clock) signal, when asserted, causes the processor to enter a low-power Quick Start state. The processor issues a Stop Grant Acknowledge special transaction and stops providing internal clock signals to all units except the bus and APIC units. The processor continues to snoop bus transactions and service interrupts while in the Quick Start state. When STPCLK# is deasserted and other conditions are met, the processor restarts its internal clock to all units and resumes execution. The assertion of STPCLK# has no effect on the bus clock.

8.1.49 TCK (I - 1.5 V Tolerant)

The TCK (Test Clock) signal provides the clock input for the test bus (also known as the test access port).

8.1.50 TDI (I - 1.5 V Tolerant)

The TDI (Test Data In) signal transfers serial test data to the processor. TDI provides the serial input needed for JTAG support.

8.1.51 TDO (O - 1.5 V Tolerant Open-drain)

The TDO (Test Data Out) signal transfers serial test data from the processor. TDO provides the serial output needed for JTAG support.

8.1.52 TESTHI[2:1] (I - 1.25 V Tolerant)

The TESTHI[2:1] (Test input High) signals are used during processor test and need to be pulled high during normal operation.

8.1.53 TESTLO[2:1] (I - 1.5 V Tolerant)

The TESTLO[2:1] (Test input Low) signals are used during processor test and needs to be pulled to ground during normal operation.

8.1.54 THERMDA, THERMDC (Analog)

The THERMDA (Thermal Diode Anode) and THERMDC (Thermal Diode Cathode) signals connect to the anode and cathode of the on-die thermal diode.

8.1.55 TMS (I - 1.5 V Tolerant)

The TMS (Test Mode Select) signal is a JTAG support signal used by debug tools.

8.1.56 TRDY# (I/O - AGTL)

The TRDY# (Target Ready) signal is asserted by the target to indicate that the target is ready to receive write or implicit write-back data transfer. TRDY# must be connected to the appropriate pins/balls on both agents on the system bus.

8.1.57 TRST# (I - 1.5 V Tolerant)

The TRST# (Test Reset) signal resets the Test Access Port (TAP) logic. The ULV Intel Celeron processors do not self-reset during power on; therefore, it is necessary to drive this signal low during power-on reset.

8.1.58 VID[4:0] (O – Open-drain)

The VID[4:0] (Voltage ID) pins/balls may be used to support automatic selection of power supply voltages. Refer to [Section 3.2.4](#) for details.

8.1.59 V_{REF} (Analog)

The V_{REF} (AGTL Reference Voltage) signal provides a DC level reference voltage for the AGTL input buffers. A voltage divider should be used to divide V_{CCT} by $\frac{2}{3}$. Resistor values of 1.00 kΩ and 2.00 kΩ are recommended. Decouple the V_{REF} signal with three 0.1-μF high-frequency capacitors close to the processor.

8.1.60 VTTPWRGD (I – 1.25 V)

The VTTPWRGD signal informs the processor to output the VID signals. During power up, the VID signals will be in an indeterminate state for a small period of time. The voltage regulator should not sample and/or latch the VID signals until the VTTPWRGD signal is asserted. The assertion of the VTTPWRGD signal indicates that the VID signals are stable and are driven to the final state by the processor. Refer to [Figure 12](#) for the power up sequence. (Also see [Section 4.3.1](#).)

8.2 Signal Summaries

Table 45. Input Signals (Sheet 1 of 2)

Name	Active Level	Clock	Signal Group	Qualified
A20M#	Low	Asynch	CMOS	Always
BCLK	High	—	System Bus	Always
BCLK#	Low	—	System Bus	Always
BPRI#	Low	BCLK	System Bus	Always
DEFER#	Low	BCLK	System Bus	Always
FLUSH#	Low	Asynch	CMOS	Always
IGNNE#	Low	Asynch	CMOS	Always
INIT#	Low	Asynch	System Bus	Always
INTR	High	Asynch	CMOS	APIC disabled mode
LINT[1:0]	High	Asynch	APIC	APIC enabled mode
NMI	High	Asynch	CMOS	APIC disabled mode
NCTRL	High	Asynch		
PICCLK	High	—	APIC	Always
PREQ#	Low	Asynch	Implementation	Always
PWRGOOD	High	Asynch	Implementation	Always
RESET#	Low	BCLK	System Bus	Always
RSP#	Low	BCLK	System Bus	Always
SMI#	Low	Asynch	CMOS	Always

Table 45. Input Signals (Sheet 2 of 2)

Name	Active Level	Clock	Signal Group	Qualified
STPCLK#	Low	Asynch	Implementation	Always
TCK	High	—	JTAG	
TDI		TCK	JTAG	
TMS		TCK	JTAG	
TRST#	Low	Asynch	JTAG	
VTTTPWRGD	High	Asynch	Power/Other	

Table 46. Output Signals

Name	Active Level	Clock	Signal Group
BSEL[1:0]	High	Asynch	Open-drain
FERR#	Low	Asynch	Open-drain
IERR#	Low	Asynch	Open-drain
PRDY#	Low	BCLK	Implementation
TDO	High	TCK	JTAG
VID[4:0]	High	Asynch	Power/Other

Table 47. Input/Output Signals (Single Driver)

Name	Active Level	Clock	Signal Group	Qualified
A[35:3]#	Low	BCLK	System Bus	ADS#, ADS#+1
ADS#	Low	BCLK	System Bus	Always
AP[1:0]#	Low	BCLK	System Bus	ADS#, ADS#+1
BREQ0#	Low	BCLK	System Bus	Always
BP[3:2]#	Low	BCLK	System Bus	Always
BPM[1:0]#	Low	BCLK	System Bus	Always
D[63:0]#	Low	BCLK	System Bus	DRDY#
DBSY#	Low	BCLK	System Bus	Always
DEP[7:0]#	Low	BCLK	System Bus	DRDY#
DRDY#	Low	BCLK	System Bus	Always
LOCK#	Low	BCLK	System Bus	Always
REQ[4:0]#	Low	BCLK	System Bus	ADS#, ADS#+1
RP#	Low	BCLK	System Bus	ADS#, ADS#+1
RS[2:0]#	Low	BCLK	System Bus	Always
TRDY#	Low	BCLK	System Bus	Response phase

Table 48. Input/Output Signals (Multiple Driver)

Name	Active Level	Clock	Signal Group	Qualified
AERR#	Low	BCLK	System Bus	ADS#+3
BERR#	Low	BCLK	System Bus	Always
BINIT#	Low	BCLK	System Bus	Always
BNR#	Low	BCLK	System Bus	Always
HIT#	Low	BCLK	System Bus	Always
HITM#	Low	BCLK	System Bus	Always
PICD[1:0]	High	PICCLK	APIC	Always



This page intentionally left blank.