

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

Four Modes of Operation:

Hold (Store) Shift Right Shift Left Load Data

- Operates With Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- Direct Overriding Clear
- Applications:

Stacked or Push-Down Registers
Buffer Storage

Accumulator Registers

 Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These 8-bit universal shift/storage registers feature multiplexed I/O ports to achieve full 8-bit data handling in a single 20-pin package. Two function-select (S0, S1) inputs and two output-enable (OE1, OE2) inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in a high-impedance state and permits


data that is applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs when the clear (CLR) input is low. Taking either OE1 or OE2 high disables the outputs but has no effect on clearing, shifting, or storage of data.

The SN54F299 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74F299 is characterized for operation from 0°C to 70°C.

SN54F299 . . . J PACKAGE SN74F299 . . . DW OR N PACKAGE (TOP VIEW)



SN54F299 . . . FK PACKAGE (TOP VIEW)




SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

FUNCTION TABLE

MODE				INP	JT\$				VO PORTS						ОUТІ	OUTPUTS		
MODE	CLR	S1	S0	OE1†	OE2†	CLK	SL	SR	A/Q _A	B/QB	C/QC	D/QD	E/QE	F/Q _F	G/QG	H/Q _H	$Q_{\mathbf{A}'}$	Q _H ′
	L	Х	L	L	L	Х	Х	Х	L	L	L	L	L	L	L	L	L	L
Clear	L	L	Χ	L	L	Х	Χ	Χ	L	L	L	L	L	L	L	L	L	L
	L	Н	Н	Х	Х	Х	Х	Χ	х	Χ	Χ	Х	Χ	Х	Х	X	L	L
Hold	Н	L	L	L	L	Х	Х	Х	Q _{A0}	Q _{B0}	QC0	Q _{D0}	Q _{E0}	Q _{F0}	QGO	Q _{H0}	Q _{A0}	Q _{H0}
Holu	н	Х	Х	L	L	L	Х	Х	Q _{A0}	Q_{B0}	QCO	Q_{D0}	Q_{E0}	Q _{F0}	Q_{G0}	Q _{H0}	Q _{A0}	Q _{H0}
Shift	Н	L	Н	L	L	1	Х	Н	Н	Q _{An}	Q _{Bn}	QCn	QDn	QEn	Q _{Fn}	QGn	Н	QGn
Right	Н	L	Н	L	L	1	Х	L	L	Q_{An}	Q_{Bn}	QCn	Q_{Dn}	QEn	QFn	QGn	L	QGn
Shift	Н	Н	L	L	L	1	Н	Х	Q _{Bn}	QCn	Q _{Dn}	QEn	QFn	QGn	Q _{Hn}	Н	Q _{Bn}	Н
Left	Н	Н	L	L	L	1	L	Х	Q _{Bn}	Q_{Cn}	Q_{Dn}	QEn	Q_{Fn}	QGn	Q _{Hn}	L	QBn	L
Load	Н	Н	Н	Х	Х	1	Х	Х	а	b	С	d	е	f	g	h	а	h

NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

logic symbol‡




[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

[†] When one or both output-enable inputs are high the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

logic diagram (positive logic)



[†] I/O ports not shown: B/QB (13), C/QC (6), D/QD (14), E/QE (5), F/QF (15), and G/QG (4).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–1.2 V to 7 V
Input current range		30 mA to 5 mA
Voltage range applied to any output in the	he disabled or power-off state .	0.5 V to 5.5 V
Voltage range applied to any output in t	he high state	0.5 V to V _{CC}
Current into any output in the low state:	Q _{A'} or Q _{H'}	
	SN54F299 (Q _A thru Q _H)	40 mA
	SN74F299 (Q _A thru Q _H)	48 mA
Operating free-air temperature range:	SN54F299	−55°C to 125°C
		0°C to 70°C
Storage temperature range		

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

recommended operating conditions

			s	N54F29	9	SN74F299			UNIT
			MIN NOM MA	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	٧
ViH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.8			0.8	٧
lк	Input clamp current				-18			-18	mA
la	High-level output current	Q _A ' or Q _H '			-1			- 1	mA
ІОН	High-lever output current	Q _A thru Q _H			-3			-3	IIIA
la:	Low lovel output ourrent	Q _A ' or Q _H '			20			20	mA
lOL	Low-level output current QA thru C				20			24	ША
TA	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEC	CONDITIONS	s	N54F29	9	S	N74F299	•	UNIT
F*	ANAMEICH	163	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vικ	,	V _{CC} = 4.5 V,	i _I = -18 mA			-1.2			-1.2	٧
Vон	Q _A , or Q _H ,		I _{OH} = - 1 mA	2.5	3.4		2.5	3.4		
	Q _A thru Q _H	V _{CC} = 4.5 V	I _{OH} = - 1 mA	2.5	3.4		2.5	3.4		v
VOH	CA mid CH		$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		, v
	Any output	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
	Q _A , or Q _H ,		I _{OL} = 20 mA		0.3	0.5		0.3	0.5	٧
VOL	Q _A thru Q _H	V _{CC} = 4.5 V	I _{OL} = 20 mA		0.3	0.5				
	GA IIII GH		1 _{OL} = 24 mA					0.35	0.5	
١.	A thru H	V _{CC} = 5.5 V	V _I = 5.5 V			1			1	mA
ł _l	Any other	VCC = 2.5 v	V _I = 7 V			0.1			0.1	ША
l _{IH} ‡	A thru H	V _{CC} = 5.5 V,	V _I = 2.7 V			70			70	μА
¶H*	Any other	VCC = 5.5 V,	V = 2.7 V			20			20	μΛ
	A thru H					-0.65			-0.65	
կլ_‡	S0 or S1	$V_{CC} = 5.5 \text{ V},$	$V_1 = 0.5 V$			-1.2			-1.2	mA
	Any other					-0.6			-0.6	
los§		V _{CC} = 5.5 V,	VO = 0	-60		-150	-60		-150	mA
ICC		V _{CC} = 5.5 V,	See Note 2		68	95		68	95	mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

For I/O ports (QA thru QH), the parameters I_{IH} and I_{IL} include the off-state output current.

[§] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: ICC is measured with OE1, OE2, and CLK at 4.5 V.

SDFS071A - MARCH 1987 - REVISED OCTOBER 1993

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	-			V _{CC} = T _A = 1	25°C	SN54F299		SN74F299		UNIT	
				MiN	MAX	MIN	MAX	MIN			
fclock	Clock frequency			0	70	0	65	0	70	MHz	
t	Pulse duration	CLK high or low		7		8		7	-	ns	
tw	- uise duration	CLR low	7		8		7				
_	Setup time before	S0 or \$1	High or low	8.5		9.5		8.5			
t	CLK [↑]	A/QA thru H/QH, SR, or SL	High or low	5.5		6.5		5.5			
t _{su}	Inactive-state setup time before CLK↑†	CLR	High	7	-	13		7		ns	
	Hold time after CLK↑	S0 or S1	High or low	0		0		0			
^t h	Hold time after CLK	A/QA thru H/QH, SR, or SL	High or low	2		2		2		ns	

[†] Inactive-state setup time is also referred to as recovery time.

switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)				/, F, Ω,	V _C C _L R _L T _A	UNIT			
	' '	(,		′F299			SN54F299		SN74F299	
		<u> </u>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			70	100		65		70		MHz
^t PLH	CLK	00	3.2	6.6	9	2.7	10.5	3.2	10	
^t PHL		Q _A , or Q _H ,	2.7	6.1	8.5	2.2	10	2.7	9.5	ns
t _{PLH}	CLK	O . Abres O .	3.2	6.6	9	2.7	11	3.2	10	
^t PHL		Q _A thru Q _H	4.2	8.1	11	3.7	12.5	4.2	, 12	ns
tou	CLR	Q _{A′} or Q _{H′}	3.7	7.1	9.5	3.2	11.5	3.7	10.5	— ns
^t PHL	CLR	Q _A thru Q _H	5.7	10.6	14	5	15.5	5.7	15	
t _{PZH}	OE1 or OE2	0.11.0	2.7	5.6	8	2.2	10.5	2.7	9	ns
^t PZL		Q _A thru Q _H	3.2	6.6	10	2.7	12	3.2	11	
t _{PHZ}	OE1 or OE2	Q _A thru Q _H	1.7	4.1	6	1.7	9	1.7	7	
^t PLZ	OLT OF OE2	CA UNU CH	1.2	3.6	5.5	1.2	7.5	1.2	6.5	ns

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.

