

Low Power Quad Operational Amplifiers

General Description

The LM124/124A consists of four independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, DC gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM124/124A can be directly operated off of the standard +5Vdc power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional +15Vdc power supplies.

Unique Characteristics

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage
- The unity gain cross frequency is temperature compensated
- The input bias current is also temperature compensated

Advantages

- Eliminates need for dual supplies
- Four internally compensated op amps in a single package
- Allows directly sensing near GND and V_{OUT} also goes to GND
- Compatible with all forms of logic
- Power drain suitable for battery operation


Features

- Internally frequency compensated for unity gain
- Large DC voltage gain >100 dB
- Wide bandwidth (unity gain) >1 MHz (temperature compensated)
- Wide power supply range:
Single supply $-3V$ to $32V$
or dual supplies $\pm 1.5V$ to $\pm 16V$
- Very low supply current drain ($700 \mu A$)—essentially independent of supply voltage
- Low input biasing current <45 nA (temperature compensated)
- Low input offset voltage <2 mV and offset current: <5 nA
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing $0V$ to $V+ - 1.5V$


Ordering Information

NSC Part Number	JAN Part Number	NSC Package Number	Package Description
JL124BCA	JM38510/11005BCA	J14A	14LD Cerdip
JL124BDA	JM38510/11005BDA	W14B	14LD CERPACK
JL124BZA	JM38510/11005BZA	WG14A	14LD Ceramic SOIC
JL124SCA	JM38510/11005SCA	J14A	14LD Cerdip
JL124SDA	JM38510/11005SDA	W14B	14LD CERPACK
JL124ABCA	JM38510/11006BCA	J14A	14LD Cerdip
JL124ABDA	JM38510/11006BDA	W14B	14LD CERPACK
JL124ABZA	JM38510/11006BZA	WG14A	14LD Ceramic SOIC
JL124ASCA	JM38510/11006SCA	J14A	14LD Cerdip
JL124ASDA	JM38510/11006SDA	W14B	14LD CERPACK
JL124ASZA	JM38510/11006SZA	WG14A	14LD Ceramic SOIC

Connection Diagrams



Top View
See NS Package Number J14A




See NS Package Number W14B or WG14A

20100733

Schematic Diagram

(Each Amplifier)



20100702

Absolute Maximum Ratings (Note 1)

Power Dissipation (Note 2)	
CERDIP	400mW
CERPACK	350mW
Ceramic SOIC	350mW
Supply Voltage, V^+	$36V_{DC}$ or $\pm 18V_{DC}$
Input Voltage Differential	$30V_{DC}$
Input Voltage	$-0.3V_{DC}$ to $+32V_{DC}$
Input Current ($V_{IN} < -0.3V_{DC}$) (Note 3)	10 to 0.1mA
Output Short-Circuit to GND (Note 4)	
$V^+ \leq 15V_{DC}$ and $T_A = 25^\circ\text{C}$ (One Amplifier)	Continuous
Operating Temperature Range	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$
Maximum Junction Temperature (Note 2)	175°C
Storage Temperature Range	$-65^\circ\text{C} \leq T_A \leq +150^\circ\text{C}$
Lead Temperature (Soldering, 10 seconds)	260°C
Thermal Resistance	
θ_{JA}	
CERDIP	
(Still Air)	120°C/W
(500LF/Min Air flow)	51°C/W
CERPACK	
(Still Air)	140°C/W
(500LF/Min Air flow)	116°C/W
Ceramic SOIC	
(Still Air)	140°C/W
(500LF/Min Air flow)	116°C/W
θ_{JC}	
CERDIP	35°C/W
CERPACK	60°C/W
Ceramic SOIC	60°C/W
Package Weight (Typical)	
CERDIP	2200mg
CERPACK	460mg
Ceramic SOIC	410mg
ESD Tolerance (Note 5)	250V

Quality Conformance Inspection

MIL-STD-883, Method 5005 — Group A

Subgroup	Description	Temp (°C)
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55

OBSOLETE

LM124 JAN DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB GROUPS
V_{IO}	Input Offset Voltage	$V_{CC}^+ = 30V, V_{CC}^- = \text{Gnd}, V_{CM} = +15V$		-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
		$V_{CC}^+ = 2V, V_{CC}^- = -28V, V_{CM} = -13V$		-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
		$V_{CC}^+ = 5V, V_{CC}^- = \text{Gnd}, V_{CM} = +1.4V$		-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
I_{IO}	Input Offset Current	$V_{CC}^+ = 30V, V_{CC}^- = \text{Gnd}, V_{CM} = +15V$		-30	30	nA	1, 2
				-75	75	nA	3
		$V_{CC}^+ = 2V, V_{CC}^- = -28V, V_{CM} = -13V$		-30	30	nA	1, 2
				-75	75	nA	3
		$V_{CC}^+ = 5V, V_{CC}^- = \text{Gnd}, V_{CM} = +1.4V$		-30	30	nA	1, 2
				-75	75	nA	3
$\pm I_{IB}$	Input Bias Current	$V_{CC}^+ = 30V, V_{CC}^- = \text{Gnd}, V_{CM} = +15V$		-150	+0.1	nA	1, 2
				-300	+0.1	nA	3
		$V_{CC}^+ = 2V, V_{CC}^- = -28V, V_{CM} = -13V$		-150	+0.1	nA	1, 2
				-300	+0.1	nA	3
		$V_{CC}^+ = 5V, V_{CC}^- = \text{Gnd}, V_{CM} = +1.4V$		-150	+0.1	nA	1, 2
				-300	+0.1	nA	3
+PSRR	Power Supply Rejection Ratio	$V_{CC}^- = \text{Gnd}, V_{CM} = -1.4V, 5V \leq V_{CC}^+ \leq 30V$		-100	100	$\mu V/V$	1, 2, 3
CMRR	Common Mode Rejection Ratio		(Note 6)	76		dB	1, 2, 3
I_{OS}^+	Output Short Circuit Current	$V_{CC}^+ = 30V, V_{CC}^- = \text{Gnd}, V_O = +25V$		-70		mA	1, 2, 3
I_{CC}	Power Supply Current	$V_{CC}^+ = 30V, V_{CC}^- = \text{Gnd}$			3	mA	1, 2
					4	mA	3
Delta V_{IO} / Delta T	Input Offset Voltage Temperature Sensitivity	$+25^\circ C \leq T_A \leq +125^\circ C, V_{CC}^+ = 5V, V_{CC}^- = 0V, V_{CM} = +1.4V$		-30	30	$\mu V/^\circ C$	2
		$-55^\circ C \leq T_A \leq +25^\circ C, V_{CC}^+ = 5V, V_{CC}^- = 0V, V_{CM} = +1.4V$		-30	30	$\mu V/^\circ C$	3
Delta I_{IO} / Delta T	Input Offset Current Temperature Sensitivity	$+25^\circ C \leq T_A \leq +125^\circ C, V_{CC}^+ = 5V, V_{CC}^- = 0V, V_{CM} = +1.4V$		-400	400	$pA/^\circ C$	2
		$-55^\circ C \leq T_A \leq +25^\circ C, V_{CC}^+ = 5V, V_{CC}^- = 0V, V_{CM} = +1.4V$		-700	700	$pA/^\circ C$	3

LM124 JAN DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB GROUPS
V_{OL}	Logical "0" Output Voltage	$V_{CC}^+ = 30V, V_{CC}^- = Gnd,$ $R_L = 10K\Omega$			35	mV	4, 5, 6
		$V_{CC}^+ = 30V, V_{CC}^- = Gnd,$ $I_{OL} = 5mA$			1.5	V	4, 5, 6
		$V_{CC}^+ = 4.5V, V_{CC}^- = Gnd,$ $I_{OL} = 2\mu A$			0.4	V	4, 5, 6
V_{OH}	Logical "1" Output Voltage	$V_{CC}^+ = 30V, V_{CC}^- = Gnd,$ $I_{OH} = -10mA$		27		V	4, 5, 6
		$V_{CC}^+ = 4.5V, V_{CC}^- = Gnd,$ $I_{OH} = -10mA$		2.4		V	4, 5
				2.3		V	6
A_{VS}^+	Voltage Gain	$V_{CC}^+ = 30V, V_{CC}^- = Gnd,$ $1V \leq V_O \leq 26V,$ $R_L = 10K\Omega$		50		V/mV	4
				25		V/mV	5, 6
		$V_{CC}^+ = 30V, V_{CC}^- = Gnd,$ $5V \leq V_O \leq 20V,$ $R_L = 2K\Omega$		50		V/mV	4
				25		V/mV	5, 6
A_{VS}	Gain Voltage	$V_{CC}^+ = 5V, V_{CC}^- = Gnd,$ $1V \leq V_O \leq 2.5V,$ $R_L = 10K\Omega$		10		V/mV	4, 5, 6
		$V_{CC}^+ = 5V, V_{CC}^- = Gnd,$ $1V \leq V_O \leq 2.5V,$ $R_L = 2K\Omega$		10		V/mV	4, 5, 6
$+V_{OP}$	Maximum Output Voltage Swing	$V_{CC}^+ = 30V, V_{CC}^- = Gnd,$ $V_O = +30V, R_L = 10K\Omega$		27		V	4, 5, 6
		$V_{CC}^+ = 30V, V_{CC}^- = Gnd,$ $V_O = +30V, R_L = 2K\Omega$		26		V	4, 5, 6

LM124 JAN AC Electrical Characteristics

The following conditions apply to all the following parameters, unless otherwise specified.

AC: $+V_{CC} = 30V$, $-V_{CC} = 0V$.

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB GROUPS
TR_{TR}	Transient Response: Rise Time	$V_{CC}^+ = 30V$, $V_{CC}^- = Gnd$			1.0	μS	7, 8A, 8B
TR_{OS}	Transient Response: Overshoot	$V_{CC}^+ = 30V$, $V_{CC}^- = Gnd$			50	%	7, 8A, 8B
$\pm S_R$	Slew Rate: Rise/Fall	$V_{CC}^+ = 30V$, $V_{CC}^- = Gnd$		0.1		$V/\mu S$	7, 8A, 8B
NI_{BB}	Noise Broadband	$V_{CC}^+ = 15V$, $V_{CC}^- = -15V$, $BW = 10Hz$ to $5KHz$			15	$\mu V/rms$	7
NI_{PC}	Noise Popcorn	$V_{CC}^+ = 15V$, $V_{CC}^- = -15V$, $R_s = 20K\Omega$			50	$\mu V/pK$	7
C_S	Channel Separation	$V_{CC}^+ = 30V$, $V_{CC}^- = Gnd$, $V_{IN} = 1V$ and $16V$, $R_L = 2K\Omega$		80		dB	7

LM124 JAN DC — Drift Values

"Delta calculations performed on JAN S and QMLV devices at group B, subgroup 5 only"

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB GROUPS
V_{IO}	Input Offset Voltage	$V_{CC}^+ = 30V$, $V_{CC}^- = Gnd$, $V_{CM} = +15V$		-1.0	1.0	mV	1
$\pm I_{IB}$	Input Bias Current	$V_{CC}^+ = 30V$, $V_{CC}^- = Gnd$, $V_{CM} = +15V$		-15	15	nA	1

LM124A JAN DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB GROUPS
V_{IO}	Input Offset Voltage	$V_{CC}^+ = 30V, V_{CC}^- = \text{Gnd}, V_{CM} = +15V$		-2.0	2.0	mV	1
				-4.0	4.0	mV	2, 3
		$V_{CC}^+ = 2V, V_{CC}^- = -28V, V_{CM} = -13V$		-2.0	2.0	mV	1
				-4.0	4.0	mV	2, 3
		$V_{CC}^+ = 5V, V_{CC}^- = \text{Gnd}, V_{CM} = +1.4V$		-2.0	2.0	mV	1
				-4.0	4.0	mV	2, 3
I_{IO}	Input Offset Current	$V_{CC}^+ = 30V, V_{CC}^- = \text{Gnd}, V_{CM} = +15V$		-10	10	nA	1, 2
				-30	30	nA	3
		$V_{CC}^+ = 2V, V_{CC}^- = -28V, V_{CM} = -13V$		-10	10	nA	1, 2
				-30	30	nA	3
		$V_{CC}^+ = 5V, V_{CC}^- = \text{Gnd}, V_{CM} = +1.4V$		-10	10	nA	1, 2
				-30	30	nA	3
$\pm I_{IB}$	Input Bias Current	$V_{CC}^+ = 30V, V_{CC}^- = \text{Gnd}, V_{CM} = +15V$		-50	+0.1	nA	1, 2
				-100	+0.1	nA	3
		$V_{CC}^+ = 2V, V_{CC}^- = -28V, V_{CM} = -13V$		-50	+0.1	nA	1, 2
				-100	+0.1	nA	3
		$V_{CC}^+ = 5V, V_{CC}^- = \text{Gnd}, V_{CM} = +1.4V$		-50	+0.1	nA	1, 2
				-100	+0.1	nA	3
$\pm I_{OS}$	Output Short Circuit Current	$V_{CC}^+ = 30V, V_{CC}^- = \text{Gnd}, V_O = +25V$		-70		mA	1, 2, 3
I_{CC}	Power Supply Current	$V_{CC}^+ = 30V, V_{CC}^- = \text{Gnd}$			3.0	mA	1, 2
					4.0	mA	3
Delta V_{IO} / Delta T	Input Offset Voltage Temperature Sensitivity	$+25^\circ\text{C} \leq T_A \leq +125^\circ\text{C}, V_{CC}^+ = 5V, V_{CC}^- = 0V, V_{CM} = +1.4V$		-30	30	$\mu\text{V}/^\circ\text{C}$	2
		$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}, V_{CC}^+ = 5V, V_{CC}^- = 0V, V_{CM} = +1.4V$		-30	30	$\mu\text{V}/^\circ\text{C}$	3
Delta I_{IO} / Delta T	Input Offset Current Temperature Sensitivity	$+25^\circ\text{C} \leq T_A \leq +125^\circ\text{C}, V_{CC}^+ = 5V, V_{CC}^- = 0V, V_{CM} = +1.4V$		-400	400	$\text{pA}/^\circ\text{C}$	2
		$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}, V_{CC}^+ = 5V, V_{CC}^- = 0V, V_{CM} = +1.4V$		-700	700	$\text{pA}/^\circ\text{C}$	3

LM124A JAN DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB GROUPS
V_{OL}	Logical "0" Output Voltage	$V_{CC}^{+} = 30V, V_{CC}^{-} = Gnd,$ $R_L = 10K\Omega$			35	mV	4, 5, 6
		$V_{CC}^{+} = 30V, V_{CC}^{-} = Gnd,$ $I_{OL} = 5mA$			1.5	V	4, 5, 6
		$V_{CC}^{+} = 4.5V, V_{CC}^{-} = Gnd,$ $I_{OL} = 2\mu A$			0.4	V	4, 5, 6
V_{OH}	Logical "1" Output Voltage	$V_{CC}^{+} = 30V, V_{CC}^{-} = Gnd,$ $I_{OH} = -10mA$		27		V	4, 5, 6
		$V_{CC}^{+} = 4.5V, V_{CC}^{-} = Gnd,$ $I_{OH} = -10mA$		2.4		V	4, 5
				2.3		V	6
A_{VS}^{+}	Voltage Gain	$V_{CC}^{+} = 30V, V_{CC}^{-} = Gnd,$ $1V \leq V_O \leq 26V,$ $R_L = 10K\Omega$		50		V/mV	4
				25		V/mV	5, 6
		$V_{CC}^{+} = 30V, V_{CC}^{-} = Gnd,$ $5V \leq V_O \leq 20V,$ $R_L = 2K\Omega$		50		V/mV	4
				25		V/mV	5, 6
A_{VS}	Gain Voltage	$V_{CC}^{+} = 5V, V_{CC}^{-} = Gnd,$ $1V \leq V_O \leq 2.5V,$ $R_L = 10K\Omega$		10		V/mV	4, 5, 6
		$V_{CC}^{+} = 5V, V_{CC}^{-} = Gnd,$ $1V \leq V_O \leq 2.5V,$ $R_L = 2K\Omega$		10		V/mV	4, 5, 6
$+V_{OP}$	Maximum Output Voltage Swing	$V_{CC}^{+} = 30V, V_{CC}^{-} = Gnd,$ $V_O = +30V, R_L = 10K\Omega$		27		V	4, 5, 6
		$V_{CC}^{+} = 30V, V_{CC}^{-} = Gnd,$ $V_O = +30V, R_L = 2K\Omega$		26		V	4, 5, 6

LM124A JAN AC Electrical Characteristics

The following conditions apply to all the following parameters, unless otherwise specified.

AC: $+V_{CC} = 30V$, $-V_{CC} = 0V$

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB GROUPS
TR_{TR}	Transient Response: Rise Time	$V_{CC}^{+} = 30V$, $V_{CC}^{-} = Gnd$			1.0	μS	7, 8A, 8B
TR_{OS}	Transient Response: Overshoot	$V_{CC}^{+} = 30V$, $V_{CC}^{-} = Gnd$			50	%	7, 8A, 8B
$\pm S_R$	Slew Rate: Rise/Fall	$V_{CC}^{+} = 30V$, $V_{CC}^{-} = Gnd$		0.1		$V/\mu S$	7, 8A, 8B
NI_{BB}	Noise Broadband	$V_{CC}^{+} = 15V$, $V_{CC}^{-} = -15V$, BW = 10Hz to 5KHz			15	$\mu V/rms$	7
NI_{PC}	Noise Popcorn	$V_{CC}^{+} = 15V$, $V_{CC}^{-} = -15V$, $R_s = 20K\Omega$ BW = 10Hz to 5KHz			50	$\mu V/pK$	7
C_S	Channel Separation	$V_{CC}^{+} = 30V$, $V_{CC}^{-} = Gnd$ $R_L = 2K\Omega$		80		dB	7
		$V_{CC}^{+} = 30V$, $V_{CC}^{-} = Gnd$, $V_{IN} = 1V$ and $16V$, $R_L = 2K\Omega$		80		dB	7

LM124A JAN DC — Drift Values

“Delta calculations performed on JAN S and QMLV devices at group B, subgroup 5 only”

Symbol	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB GROUPS
V_{io}	Input Offset Voltage	$V_{cc}^+ = 30V$, $V_{cc}^- = \text{Gnd}$, $V_{cm} = +15V$		-0.5	0.5	mV	1
$\pm i_{ib}$	Input Bias Current	$V_{cc}^+ = 30V$, $V_{cc}^- = \text{Gnd}$, $V_{cm} = +15V$		-10	10	nA	1

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{jmax} - T_A) / \theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.







Note 3: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V^+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than $-0.3V_{DC}$ (at 25°C).


Note 4: Short circuits from the output to V^+ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 40mA independent of the magnitude of V^+ . At values of supply voltage in excess of $+15V_{DC}$, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.

Note 5: Human body model, 1.5 k Ω in series with 100 pF.


Note 6: The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V (at 25°C). The upper end of the common-mode voltage range is $V^+ - 1.5V$ (at 25°C), but either or both inputs can go to $+32V$ without damage independent of the magnitude of V^+ .

Typical Performance Characteristics




Voltage Follower Pulse Response



20100740

Voltage Follower Pulse Response (Small Signal)



20100741

Large Signal Frequency Response



20100742

Output Characteristics Current Sourcing



20100743

Output Characteristics Current Sinking



20100744

Current Limiting


20100745



20100746



20100747

Application Hints

The LM124MIL series are op amps which operate with only a single power supply voltage, have true-differential inputs, and remain in the linear mode with an input common-mode voltage of $0\ V_{DC}$. These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. At $25^\circ C$ amplifier operation is possible down to a minimum supply voltage of $2.3\ V_{DC}$.

The pinouts of the package have been designed to simplify PC board layouts. Inverting inputs are adjacent to outputs for all of the amplifiers and the outputs have also been placed at the corners of the package (pins 1, 7, 8, and 14).

Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Large differential input voltages can be easily accommodated and, as input differential voltage protection diodes are not needed, no large input currents result from large differential input voltages. The differential input voltage may be larger than V^+ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than $-0.3\ V_{DC}$ (at $25^\circ C$). An input clamp diode with a resistor to the IC input terminal can be used.

To reduce the power supply drain, the amplifiers have a class A output stage for small signal levels which converts to class B in a large signal mode. This allows the amplifiers to both source and sink large output currents. Therefore both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking applications.

For ac applications, where the load is capacitively coupled to the output of the amplifier, a resistor should be used, from the

output of the amplifier to ground to increase the class A bias current and prevent crossover distortion.

Where the load is directly coupled, as in dc applications, there is no crossover distortion.

Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of $50\ pF$ can be accommodated using the worst-case non-inverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.

The bias network of the LM124MIL establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from $3\ V_{DC}$ to $30\ V_{DC}$.



Output short circuits either to ground or to the positive power supply should be of short time duration. Units can be destroyed, not as a result of the short circuit current causing metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. Putting direct short-circuits on more than one amplifier at a time will increase the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at $25^\circ C$ provides a larger output current capability at elevated temperatures (see typical performance characteristics) than a standard IC op amp.

The circuits presented in the section on typical applications emphasize operation on only a single power supply voltage. If complementary power supplies are available, all of the standard op amp circuits can be used. In general, introducing a pseudo-ground (a bias voltage reference of $V^+/2$) will allow operation above and below this value in single power supply systems. Many application circuits are shown which take advantage of the wide input common-mode voltage range which includes ground. In most cases, input biasing is not required and input voltages which range to ground can easily be accommodated.

Typical Single-Supply Applications

($V^+ = 5.0 V_{DC}$)


Non-Inverting DC Gain (0V Input = 0V Output)



20100705

*R not needed due to temperature independent I_{IN}

DC Summing Amplifier ($V_{IN'S} \geq 0 V_{DC}$ and $V_O \geq V_{DC}$)




Where: $V_O = V_1 + V_2 - V_3 - V_4$
($V_1 + V_2 \geq (V_3 + V_4)$ to keep $V_O > 0 V_{DC}$)

20100706


$V_O = 0 V_{DC}$ for $V_{IN} = 0 V_{DC}$
 $A_V = 10$

Power Amplifier




20100707

LED Driver




20100708

"BI-QUAD" RC Active Bandpass Filter


20100709

$f_o = 1 \text{ kHz}$
 $Q = 50$
 $A_v = 100 \text{ (40 dB)}$

Fixed Current Sources


20100710

$$I_2 = \left(\frac{R_1}{R_2} \right) I_1$$

Lamp Driver

20100711

Current Monitor




20100712

$$V_O = \frac{1V(I_L)}{1A}$$

$$V_L \leq V^+ - 2V$$


*(Increase R1 for I_L small)

Driving TTL




20100713

Voltage Follower




20100714

Pulse Generator




20100715

Squarewave Oscillator



20100716

Pulse Generator




20100717



Low Drift Peak Detector




Comparator with Hysteresis



20100720


Ground Referencing a Differential Input Signal



20100721

$$V_O = V_R$$


Voltage Controlled Oscillator Circuit



20100722


*Wide control voltage range: $0 V_{DC} \leq V_C \leq 2 (V^+ - 1.5 V_{DC})$

Photo Voltaic-Cell Amplifier



20100723


AC Coupled Inverting Amplifier



20100724

$$A_V = \frac{R_f}{R_1} \text{ (As shown, } A_V = 10 \text{)}$$

AC Coupled Non-Inverting Amplifier




20100725

$$A_V = 1 + \frac{R_2}{R_1}$$

$$A_V = 11 \text{ (As shown)}$$


DC Coupled Low-Pass RC Active Filter



20100726

$f_O = 1 \text{ kHz}$
 $Q = 1$
 $A_V = 2$

High Input Z, DC Differential Amplifier




20100727

For $\frac{R1}{R2} = \frac{R4}{R3}$ (CMRR depends on this resistor ratio match)

$$V_O = 1 + \frac{R4}{R3}(V_2 - V_1)$$

As shown: $V_O = 2(V_2 - V_1)$

High Input Z Adjustable-Gain DC Instrumentation Amplifier




20100728

If $R1 = R5$ & $R3 = R4 = R6 = R7$ (CMRR depends on match)

$$V_O = 1 + \frac{2R1}{R2} (V_2 - V_1)$$


As shown $V_O = 101 (V_2 - V_1)$

Using Symmetrical Amplifiers to Reduce Input Current (General Concept)



20100729

Bridge Current Amplifier




20100730

For $\delta \ll 1$ and $R_f \gg R$

$$V_O \approx V_{REF} \left(\frac{\delta}{2} \right) \frac{R_f}{R}$$

Bandpass Active Filter




20100731

$f_o = 1 \text{ kHz}$
 $Q = 25$

Revision History Section


Date Released	Revision	Section	Changes
01/27/05	A	New Released, Corporate format	2 MDS data sheets converted into one Corp. data sheet format. MJLM124-X, Rev. 1B1 and MJLM124A-X, Rev. 2A1. MDS data sheets will be archived.
04/18/05	B	Update Absolute Maximum Ratings Section	Corrected typo for Supply Voltage limit From: 32Vdc or +18Vdc TO: 32Vdc or ± 18 Vdc. Added Cerdip package weight.
09/27/2010	C	Obsolete Data Sheet	End Of Life on Product/NSID Dec. 2008/2009

OBSOLETE

Physical Dimensions inches (millimeters) unless otherwise noted


J14A (Rev J)

Ceramic Dual-In-Line Package
NS Package Number J14A



W14B (Rev P)

Ceramic Flatpack Package
NS Package Number W14B



MIL-PRF-38535
CONFIGURATION CONTROL

CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS
DIMENSIONS IN () FOR REFERENCE ONLY

14-Pin Ceramic Package (WG)
NS Package Number WG14A

WG14A (Rev D)

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



www.national.com

**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com