

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

TYPES SN54178, SN54179, SN74178, SN74179 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

SN54178 . . . J OR W PACKAGE

DECEMBER 1972-REVISED DECEMBER 1983

- Typical Maximum Clock Frequency . . . 39 MHz
- **Three Operating Modes:**

Synchronous Parallel Load Right Shift Hold (Do Nothing)

- Negative-Edge-Triggered Clocking
- **D-C Coupling Symplifies System Designs**


description

These shift registers utilize fully d-c coupled storage elements and feature synchronous parallel inputs and parallel outputs. The SN54179/SN74179 has a direct clear line and complementary output from the D flip-flop, thereby differing from the SN54178/ SN74178.

Parallel loading is accomplished by taking the shift input low, applying the four bits of data, and taking the load input high. The data is loaded into the associated flip-flop synchronously and appears at the outputs after a high-to-low transition of the clock. During loading, serial data flow is inhibited.


Shift right is also accomplished on the falling edge of the clock pulse when the shift input is high regardless of the level of the load input. Serial data for this mode is entered at the serial data input.

When both the shift and load inputs are low, clocking of the register can continue; however, data appearing at each output is fed back to the flip-flop input creating a mode in which the data is held unchanged. Thus, the system clock may be left free-running without changing the contents of the register.





SN54179 . . . J OR W PACKAGE SN74179 . . . J OR N PACKAGE (TOP VIEW)




'178, '179[†] **FUNCTION TABLE**

INPUTS									0	JTPU1	rs		
			01.001	05.0444	P	ARA	LLE	L	_		0-	0-	⊼ _ t
CLEAR	SHIFT	LUAD	CLOCK	SERIAL	Α	В	С	D	QA	αв	αc	ΦD	<u>α</u> _D †
L	х	х	×	×	x	х	x	х	L	L	L	L	н
н	_ ×	x	Н_	_x_	x	X	x	X	QAO	_0 _{B0}	QC0	σ_{D0}	\bar{Q}_{D0}
н	L	L	1	×	×	Х	Х	Х	QAO	Q_{B0}	σ_{C0}	σ_{D0}	$\tilde{\Omega}_{D0}$
нΙ	L	н	1	×	a	ь	c	d	а	b	c	d	ď
н	н	Х	1	н	×	X	Х	Х	н	Q_{An}	α_{Bn}	α_{Cn}	α _{Cn}
н	н	×	4	L	×	Х	Х	X	L	\mathbf{Q}_{An}	a_{Bn}	α_{Cn}	ᾱ _{Cn}


 $^{^{\}dagger}$ The columns for clear, \overline{Q}_{D} , and the top line of the table apply for the '179 only.


- H = high level (steady state), L = low level (steady state)
- X = irrelevant (any input, including transitions)
- 1 = transition from high to low level
- a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.
- Q_{AO} , Q_{BO} , Q_{CO} , Q_{DO} = the level of Q_{A} , Q_{B} , Q_{C} , or \overline{Q}_{D} , respectively, before the indicated steady-state input conditions were established.
- Q_{An} , Q_{Bn} , Q_{Cn} = the level of Q_{A} , Q_{B} , or Q_{C} , respectively, before the most-recent \downarrow transition of the clock.



Pin numbers shown on logic notation are for J or N packages.

schematics of inputs and outputs







TYPES SN54178, SN54179, SN74178, SN74179 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

absolute maximum ratings over opera	ting free	air tem	perature	rang	je (ι	ınle	ess :	oth	erv	vis	e n	ot	ed)			
Supply voltage, VCC (see Note 1)																	7 V
Innut voltage																	5.5 V
Operating free-air temperature range:	SN54178	SN541	79 Circuit	s.										-	-55°	´C to	125°C
	SN74178	. SN741	79 Circuit	s.											- (UCt	to /0 C
Storage temperature range		·												_	·65°	°C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54	178, SN	54179	SN74	MIN NOM MAX 4.75 5 5.25 -800 16 0 25 20		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-800			-800	μΑ
Low-level output current, IOL				16			16	mΑ
Clock frequency, fclock	-	0		25	0		25	MHz
Width of clock or clear pulse, tw (see Figure 1)		20			20			ns
-	Shift (H or L) or load	35			35			
	Data	30		-	30			ns
Setup time, t _{su} (see Figure 1)	Clear-inactive-state (SN54179 and SN74179)	15			15			""
Hold time at any input, th		5			5			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN54	178, SN	54179	SN 74	UNIT		
	PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNI
ViH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.8			8.0	V
Vik	Input clamp voltage	V _{CC} = MIN, t ₁ = -12 mA	1		-1.5			-1.5	V
v _{он}	High-level output voltage	$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{OH} = -800 \mu A$	2.4	3.4		2.4	3.4		٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	٧
lj.	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
ЧН	High-level input current	V _{CC} = MAX, V _I = 2.4 V			40			40	μА
1 ₁ L	Low-level input current	V _{CC} = MAX, V _I = 0.4 V	1		-1.6			-1.6	mA
los	Short-circuit output current§	V _{CC} = MAX	-20		57	-18		-57	mA
Icc	Supply current	V _{CC} = MAX, See Note 2		46	70		46	75	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

NOTE 2: I_{CC} is measured as follows:

- a) 4.5 V is applied to serial inputs, load, shift, and clear.
- b) Parallel inputs A through D are grounded.
- c) 4.5 V is momentarily applied to clack which is then grounded.



 $^{^\}ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

 $[\]S$ Not more than one output should be shorted at a time.


TYPES SN54178, SN54179, SN74178, SN74179 4-BIT PARALLEL-ACCESS SHIFT REGISTERS


switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				25	39		MHz
tPLH	Clear	ᾱn	_		15	23	
tPHL	Clear	Q_A, Q_B, Q_C, Q_D	C _L = 15 pF, R _L ≈ 400 Ω,		24	36	ns
tPLH		- A/ -B/ -C/ -B	See Figure 1	 	17		_
tPHL	Clock	Any output			- 17	26	ns
			L	1	23	35	l

[¶]f_{max} = Maximum clock frequency

PARAMETER MEASUREMENT INFORMATION





- NOTES: A. Input pulses are supplied by generators having the following characteristics: $t_{TLH} \le 10$ ns, $t_{THL} \le 10$ ns, PRR ≤ 1 MHz,
 - Data input and Q output are any related pair. Serial and other data inputs are at GND. Serial data input is tested in conjunction with Q_A output in the shift mode.
 - C. C_L includes probe and jig capacitance
 - D. All diodes are 1N3064 or equivalent.

FIGURE 1-SWITCHING TIMES



 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

tpLH =Propagation delay time, low-to-high-level output