

October 1993 Revised January 1999

74ABT16646

16-Bit Transceivers and Registers with 3-STATE Outputs

General Description

The ABT16646 consists of bus transceiver circuits with 3-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control $\overline{\text{OE}}$ and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control $\overline{\text{OE}}$ is Active LOW. In the isolation mode (control $\overline{\text{OE}}$ HIGH), A data may

be stored in the B register and/or B data may be stored in the ${\bf A}$ register.

Features


- Independent registers for A and B buses
- Multiplexed real-time and stored data
- A and B output sink capability of 64 mA, source capability of 32 mA
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

Ordering Code:

Order Number	Package Number	Package Description
74ABT16646CSSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ABT16646CMTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol




Pin Descriptions

Pin Names	Description
A ₀ -A ₁₅	Data Register A Inputs/
	3-STATE Outputs
B ₀ -B ₁₅	Data Register B Inputs/
	3-STATE Outputs
CPAB _n , CPBA _n	Clock Pulse Inputs
SAB _n , SBA _n	Select Inputs
OE n	Output Enable Input
DIR	Direction Control Input

Connection Diagram

Pin Assignment for SSOP and TSSOP



Function Table

		Inp	uts			Data I/O (Note 1)		Output Operation Mode
OE ₁	DIR ₁	CPAB ₁	CPBA ₁	SAB ₁	SBA ₁	A ₀₋₇	B ₀₋₇	
Н	Х	H or L	H or L	Χ	Χ			Isolation
Н	Χ	~	X	Χ	Χ	Input	Input	Clock A n Data into A Register
Н	Χ	X	~	Χ	Χ			Clock Bn Data Into B Register
L	Н	Х	Х	L	Х			An to Bn—Real Time (Transparent Mode)
L	Н	~	X	L	Χ	Input	Output	Clock A n Data to A Register
L	Н	H or L	X	Н	Χ			A Register to Bn (Stored Mode)
L	Н	~	X	Н	Χ			Clock An Data into A Register and Output to Bn
L	L	Х	Х	Х	L			Bn to An—Real Time (Transparent Mode)
L	L	X		Χ	L	Output	Input	Clock Bn Data into B Register
L	L	X	H or L	Χ	Н			B Register to An (Stored Mode)
L	L	X	~	Χ	Н			Clock Bn into B Register and Output to A n

H = HIGH Voltage Level L = LOW Voltage Level

Note 1: The data output functions may be enabled or disabled by various signals at the $\overline{\text{OE}}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.

Real Time Transfer A-Bus to B-Bus

FIGURE 1.

Real Time Transfer B-Bus to A-Bus



FIGURE 2.

Storage from Bus to Register




FIGURE 3. Transfer from



FIGURE 4.

X = Immaterial
_ = LOW-to-HIGH Transition.



Absolute Maximum Ratings(Note 2)

Storage Temperature -65°C to +150°C Ambient Temperature under Bias -55°C to +125°C

-55°C to +150°C

V_{CC} Pin Potential to

Ground Pin -0.5V to +7.0V Input Voltage (Note 3) -0.5V to +7.0V Input Current (Note 3) -30 mA to +5.0 mA

Junction Temperature under Bias

Voltage Applied to Any Output in the Disable or

Power-Off State -0.5V to +5.5V –0.5V to $V_{\mbox{\footnotesize CC}}$ in the HIGH State

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

-500 mA DC Latchup Source Current Over Voltage Latchup (I/O) 10**V**

Recommended Operating Conditions

Free Air Ambient Temperature -40°C to +85°C +4.5V to +5.5V

Supply Voltage Minimum Input Edge Rate (ΔV/Δt)

Data Input 50 mV/ns Enable Input 20 mV/ns Clock Input 100 mV/ns

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

V _{IH}	Input HIGH Voltage					Conditions
		2.0		V		Recognized HIGH Signal
W	Input LOW Voltage		0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage		-1.2	V	Min	I _{IN} = -18 mA (Non I/O Pins)
V _{OH}	Output HIGH Voltage	2.5				$I_{OH} = -3 \text{ mA}, (A_n, B_n)$
		2.0				$I_{OH} = -32 \text{ mA}, (A_n, B_n)$
V _{OL}	Output LOW Voltage		0.55	V	Min	I _{OL} = 64 mA, (A _n , B _n)
V _{ID}	Input Leakage Test	4.75		V	0.0	$I_{\text{ID}} = 1.9 \mu\text{A}, \text{(Non-I/O Pins)}$
						All Other Pins Grounded
I _{IH}	Input HIGH Current		1	μΑ	Max	V _{IN} = 2.7V (Non-I/O Pins) (Note 5)
			1			$V_{IN} = V_{CC}$ (Non-I/O Pins)
I _{BVI}	Input HIGH Current		7	μΑ	Max	V _{IN} = 7.0V (Non-I/O Pins)
	Breakdown Test					
I _{BVIT}	Input HIGH Current		100	μΑ	Max	$V_{IN} = 5.5V (A_n, B_n)$
	Breakdown Test (I/O)					
I _{IL}	Input LOW Current		-1	μΑ	Max	V _{IN} = 0.5V (Non-I/O Pins) (Note 5)
			-1			V _{IN} = 0.0V (Non-I/O Pins)
I _{IH} + I _{OZH}	Output Leakage Current		10	μΑ	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n); \overline{OE} = 2.0V$
I _{IL} + I _{OZL}	Output Leakage Current		-10	μΑ	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n); \overline{OE} = 2.0V$
los	Output Short-Circuit Current	-100	-275	mA	Max	$V_{OUT} = 0V (A_n, B_n)$
I _{CEX}	Output HIGH Leakage Current		50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I _{ZZ}	Bus Drainage Test		100	μA	0.0V	$V_{OUT} = 5.5V (A_n, B_n);$
						All Others GND
Гссн	Power Supply Current		1.0	mA	Max	All Outputs HIGH
Iccl	Power Supply Current		60	mA	Max	All Outputs LOW
Iccz	Power Supply Current		1.0	mA	Max	Outputs 3-STATE; All Others GND
ГССТ	Additional I _{CC} /Input		2.5	mA	Max	V _I = V _{CC} - 2.1V
						All Other Outputs at V _{CC} or GND
I _{CCD}	Dynamic I _{CC} No Load					Outputs Open
	(Note 5)		0.23	mA/MHz	Max	OE, DIR, and SEL = GND,
						Non-I/O = GND or V _{CC} (Note 4)
						One Bit toggling, 50% duty cycle

Note 4: For 8-bit toggling, $I_{\rm CCD}$ < 1.4 mA/MHz.

Note 5: Guaranteed but not tested.

DC Electrical Characteristics

(SSOP Package)

Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions $\mathbf{C_L} = 50 \ \mathbf{pF}, \ \mathbf{R_L} = 500 \Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.2	٧	5.0	T _A = 25°C (Note 6)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.4	-1.0		V	5.0	T _A = 25°C (Note 6)
V _{OHV}	Minimum HIGH Level Dynamic Output Voltage	2.5	3.0		V	5.0	T _A = 25° (Note 7)
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	2.2	1.6		V	5.0	T _A = 25°C (Note 8)
V _{ILD}	Maximum LOW Level Dynamic Input Voltage		1.2	8.0	V	5.0	T _A = 25°C (Note 8)

Note 6: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 7: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 8: Max number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}) , 0V to threshold (V_{IHD}) . Guaranteed, but not tested.

AC Electrical Characteristics

(SSOP Package)

(000) (00)			T _A = +25°C		T _A = -40°0	C to +85°C	
Symbol			$\mathbf{V_{CC}} = +5.0\mathbf{V}$		V _{CC} = 4	Units	
	Parameter		$C_L = 50 \ pF$		C _L = 50 pF		
		Min	Тур	Max	Min	Max	1
f _{max}	Max Clock Frequency		200				MHz
t _{PLH}	Propagation Delay	1.5	3.0	4.9	1.5	4.9	ns
t _{PHL}	Clock to Bus	1.5	3.4	4.9	1.5	4.9	
t _{PLH}	Propagation Delay	1.5	2.6	4.5	1.5	4.5	ns
t _{PHL}	Bus to Bus	1.5	3.0	4.5	1.5	4.5	
t _{PLH}	Propagation Delay	1.5	2.9	5.0	1.5	5.0	ns
t _{PHL}	SBA _n or SAB _n to A _n to B _n	1.5	3.2	5.0	1.5	5.0	
t _{PZH}	Enable Time	1.5	2.8	5.5	1.5	5.5	ns
t _{PZL}	OE _n to A _n or B _n	1.5	3.0	5.5	1.5	5.5	
t _{PHZ}	Disable Time	1.5	3.9	6.0	1.5	6.0	ns
t _{PLZ}	OE _n to A _n or B _n	1.5	3.2	6.0	1.5	6.0	
t _{PZH}	Enable Time	1.5	3.5	5.5	1.5	5.5	ns
t _{PZL}	DIR _n to A _n or B _n	1.5	3.2	5.5	1.5	5.5	
t _{PHZ}	Disable Time	1.5	3.8	6.5	1.5	6.5	ns
t _{PLZ}	DIR _n to A _n or B _n	1.5	3.2	6.5	1.5	6.5	

AC Operating Requirements

Symbol	Parameter	v _{cc} =	+25°C - +5.0V 50 pF	$T_A = -40$ °C to +85 °C $V_{CC} = 4.5$ V -5.5 V $C_L = 50$ pF		Units
		Min	Max	Min	Max	1
t _S (H)	Setup Time, HIGH	2.0		2.0		ns
t _S (L)	or LOW Bus to Clock					
t _H (H)	Hold Time, HIGH	1.0		1.0		ns
t _H (L)	or LOW Bus to Clock	1.0				
t _W (H)	Pulse Width,	3.0		3.0		ns
t _W (L)	HIGH or LOW					

Extended AC Electrical Characteristics

(SSOP Package)

		T _A = -40°0	C to +85°C	T _A = -40°	C to +85°C	T _A = -40°	C to +85°C	
		V _{CC} = 4.	V _{CC} = 4.5V-5.5V		V _{CC} = 4.5V-5.5V		V _{CC} = 4.5V-5.5V	
Symbol	Parameter	C _L =	50 pF	C _L = 3	250 pF	C _L = 3	250 pF	Units
Syllibol	i arameter	8 Outputs	Switching	1 Output	Switching	8 Outputs	Switching	Office
		(Not	te 9)	(Note 10)		(Note 11)		
		Min	Max	Min	Max	Min	Max	
t _{PLH}	Propagation Delay	1.5	5.8	2.0	7.5	2.5	10.0	ns
t _{PHL}	Clock to Bus	1.5	5.8	2.0	7.5	2.5	10.0	
t _{PLH}	Propagation Delay	1.5	6.5	2.0	7.0	2.5	9.5	ns
t _{PHL}	Bus to Bus	1.5	6.5	2.0	7.0	2.5	9.5	
t _{PLH}	Progagation Delay	1.5	6.0	2.0	7.5	2.5	10.0	
t _{PHL}	SBA _n or SAB _n to	1.5	6.0	2.0	7.5	2.5	10.0	ns
	A _n or B _n							
t _{PZH}	Output Enable Time	1.5	6.0	2.0	8.0	2.5	10.5	ns
t _{PZL}	OE _n to A _n or B _n	1.5	6.0	2.0	8.0	2.5	10.5	
t _{PHZ}	Output Disable Time	1.5	6.0	(Not	e 12)	(Not	e 12)	ns
t_{PLZ}	OE _n to A _n or B _n	1.5	6.0					
t _{PZH}	Output Enable Time	1.5	6.5	2.0	8.0	2.5	10.5	ns
t _{PZL}	DIR to A _n or B _n	1.5	6.5	2.0	8.0	2.5	10.5	
t _{PHZ}	Output Disable Time	1.5	6.5	(Not	e 12)	(Not	e 12)	ns
t _{PLZ}	DIR to A _n or B _n	1.5	6.5					

Note 9: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 10: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 11: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 12: The 3-STATE delays are dominated by the RC network (5000, 250 pF) on the output and has been excluded from the datasheet.

Skew

(SOIC Package)

Symbol	Parameter	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_L = 50 \text{ pF}$ 16 Outputs Switching (Note 13)	$T_A = -40$ °C to +85 °C $V_{CC} = 4.5V - 5.5V$ $C_L = 250$ pF 16 Outputs Switching (Note 14)	Units
t _{OSHL}	Pin to Pin Skew	2.0	2.5	ns
(Note 15)	HL Transitions			
toslh	Pin to Pin Skew	2.0	2.5	ns
(Note 15)	LH Transitions			
t _{PS}	Duty Cycle	2.0	2.5	
(Note 16)	LH-HL Skew			
tost	Pin to Pin Skew	2.8	3.0	ns
(Note 15)	LH/HL Transitions			
t _{PV}	Device to Device Skew	3.5	4.0	ns
(Note 17)	LH/HL Transitions			

Note 13: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 14: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 15: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}). This specification is guaranteed but not tested.

Note 16: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

Note 17: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Capacitance

Symbol	Parameter	Тур	Units	Conditions T _A = 25°C
C _{IN}	Input Capacitance	5	pF	V _{CC} = 0V (non I/O pins)
C _{I/O} (Note 18)	Output Capacitance	11	pF	$V_{CC} = 5.0V (A_n, B_n)$

Note 18: $C_{I/O}$ is measured at frequency, f = 1 MHz, per MIL-STD-883, Method 3012.

Physical Dimensions inches (millimeters) unless otherwise noted 0.720 - 0.730 [18.30 - 18.54] 0.398 - 0.417 [10.10 - 10.60] LEAD #1 ⊕ 0.010[0.25] C B S AS 0.291 - 0.299 [7.40 - 7.59] 0.005 - 0.009 [0.13 - 0.22] 0.020 ±0.003 [0.51 ±0.08] TYP → 0.025 [0.635] TYP GAUGE PLANE 0.008 - 0.012 [0.21 - 0.30] TYP 0.010 0.020 - 0.040 0.0031[0.08] W C A S B S DETAIL E TYP 45° x 0.015 - 0.025 - | SEATING PLANE 0.004[0.10] 0.025 [0.635] TYF M5564 (REV E)

56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS56A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 4.0 ± 0. -A-SYMM Ç (9.2 TYP) 8.1 -B-(5.6 TYP) 4.05 □ 0.2 | C | B | A | (0.3 TYP) ALL LEAD TIPS (0.5 TYP) LAND PATTERN RECOMMENDATION □ 0.1 C SEE DETAIL A ALL LEAD TIPS (0.90) → 0.5 TYP 0.17 - 0.27 TYP Φ 0.13(M) A B(S) C(S) GAGE PLANE _0.25 - SEATING PLANE DETAIL A

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

TYPICAL

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com