
SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001



operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC™ circuitry, and TI-OPC™ circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11 Ω .

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH1645 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2 \text{ V}$ and $V_{REF} = 0.8 \text{ V}$) or GTLP ($V_{TT} = 1.5 \text{ V}$ and $V_{RFF} = 1 \text{ V}$) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{RFF} is the B-port differential input reference voltage.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI-OPC, and Widebus are trademarks of Texas Instruments.



SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

description (continued)

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.


This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control ($\overline{\text{ERC}}$). Changing the $\overline{\text{ERC}}$ input voltage between GND and V_{CC} adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

GQL PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4	5	6
Α	1A2	1A1	1DIR	1OE	1B1	1B2
В	1A4	1A3	GND	GND	1B3	1B4
С	1A5	GND	Vcc	V _{CC}	GND	1B5
D	1A7	1A6	GND	GND	1B6	1B7
Ε	GND	1A8			1B8	BIAS V _{CC}
F	ERC	2A1			2B1	V _{REF}
G	2A2	2A3	GND	GND	2B3	2B2
Н	2A4	GND	Vcc	VCC	GND	2B4
J	2A5	2A6	GND	GND	2B6	2B5
K	2A7	2A8	2DIR	2OE	2B8	2B7

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74GTLPH1645DGGR	GTLPH1645
-40°C to 85°C	TVSOP – DGV	Tape and reel	SN74GTLPH1645DGVR	GL45
	VFBGA – GQL	Tape and reel	SN74GTLPH1645GQLR	GL45

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

functional description

The SN74GTLPH1645 is a high-drive (100 mA), 16-bit bus transceiver partitioned as two 8-bit segments and is designed for asynchronous communication between data buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the logic level at the direction-control (DIR) input. $\overline{\text{OE}}$ can be used to disable the device so the buses are effectively isolated. Data polarity is noninverting.

For A-to-B data flow, when \overline{OE} is low and DIR is high, the B outputs take on the logic value of the A inputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to A to B, except $\overline{\mathsf{OE}}$ and DIR are low.

Function Tables

OUTPUT CONTROL


INP	UTS	OUTPUT	MODE	
OE	DIR	001701	MODE	
Н	Х	Z	Isolation	
L	L	B data to A port	True transparent	
L	Н	A data to B port	True transparent	

B-PORT EDGE-RATE CONTROL (ERC)

INP	JT ERC	OUTPUT
LOGIC LEVEL	NOMINAL VOLTAGE	B-PORT EDGE RATE
L	GND	Slow
Н	Vcc	Fast



logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

 DGV package
 48°C/W

 GQL package
 42°C/W

 Storage temperature range, T_{sto}
 -65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V
\/	Termination voltage	GTL	1.14	1.2	1.26	V
VTT	Termination voltage	GTLP	1.35	1.5	1.65	V
\/	Poforones voltage	GTL	0.74	0.8	0.87	V
VREF	Reference voltage	GTLP	0.87	1	1.1	V
\/.	Input voltage B port Except B B port B port ERC ERC	B port			V_{TT}	V
VI		Except B port		VCC	5.5	v
		B port	V _{REF} +0.05			V
V_{IH}	High-level input voltage	ERC	V _{CC} -0.6	VCC	5.5	
		Except B port and ERC	2			
		B port			V _{REF} -0.05	
V_{IL}	Low-level input voltage	ERC		GND	0.6	V
		Except B port and ERC			0.8	
ΙΚ	Input clamp current	-			-18	mA
loн	High-level output current	A port			-24	mA
1	Low level output output	A port			24	A
lOL	Low-level output current	B port			100	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		20			μs/V
TA	Operating free-air temperature		-40		85	°C

NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

- 5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.
- 6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.
- V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT}. TI-OPC circuitry is enabled in the A-to-B direction and is activated when V_{TT} > 0.7 V above V_{REF}. If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current drain.

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PA	RAMETER	TEST CONDITION	NS	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 3.15 V,	I _I = -18 mA		-	-1.2	V
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = -100 μA	V _{CC} -0.2			
Vон	A port	V 245 V	$I_{OH} = -12 \text{ mA}$	2.4			V
		VCC = 3.13 V	$I_{OH} = -24 \text{ mA}$	75 -75 -500			
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2	
	A port	Voc = 3.15 V	$I_{OL} = 12 \text{ mA}$			0.4	
VOL	A port VCC = 3.15 V to 3.45 V, IOH = -100 µA VCC-0.2 VCC = 3.15 V IOH = -12 mA 2.4 IOH = -24 mA 2 VCC = 3.15 V to 3.45 V, IOL = 100 µA VCC = 3.15 V IOL = 100 µA VCC = 3.15 V IOL = 100 µA IOL = 12 mA IOL = 24 mA IOL = 24 mA IOL = 10 mA IOL = 10 mA IOL = 64 mA IOL = 100 mA IOL = 100 mA		0.5	V			
VOL			$I_{OL} = 10 \text{ mA}$			0.2	V
	$A \ port \ \ \ \ \ \ \ \ \ \ \ \ \ $			0.4			
			$I_{OL} = 100 \text{ mA}$			0.55	
lį	Control inputs	V _{CC} = 3.45 V,	$V_{I} = 0 \text{ or } 5.5 \text{ V}$			±10	μΑ
. +	A port	V _{CC} = 3.45 V V _{CC} = 3.45 V,	AO = ACC			10	μΑ
IOZH [‡]	B port		V _O = 1.5 V			10	
I _{OZL} ‡	A and B ports	V _{CC} = 3.45 V,	V _O = GND			-10	μΑ
I _{BHL} §	A port	V _{CC} = 3.15 V,	V _I = 0.8 V	75			μΑ
I _{BHH} ¶	A port	V _{CC} = 3.15 V,	V _I = 2 V	-75			μΑ
^I BHLO [#]	A port	V _{CC} = 3.45 V,	V _I = 0 to V _C C	500			μΑ
І _{ВННО}	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}	-500			μΑ
		Vcc = 3 45 V lo = 0	Outputs high			40	
ICC	A or B port	V_{I} (A or control input) = V_{CC} or GND,	Outputs low			40	mA
		V _I (B port) = V _{TT} or GND	Outputs disabled			40	
Δl _{CC} ≉			at V_{CC} – 0.6 V,			1.5	mA
Ci	Control inputs	V _I = 3.15 V or 0			4	5	pF
Cı	A port	V _O = 3.15 V or 0			6.5	7.5	nE.
C _{io}	B port	V _O = 1.5 V or 0			9.5	11	pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 5.5 V		10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = 0		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±30	μΑ



[‡] For I/O ports, the parameters I_{OZH} and I_{OZL} include the input leakage current.

[§] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL}max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL}max.

The bus-hold circuit can source at least the minimum high sustaining current at V_{IH}min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH}min.

[#] An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

^{*}This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCES290D - OCTOBER 1999 - REVISED SEPTEMBER 2001

live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V		10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
Ico (BIAS Voc)	$V_{CC} = 0 \text{ to } 3.15 \text{ V}$	DIAC Von 2 45 V to 2 45 V	\/_ (D nort)		5	mA
ICC (BIA2 ACC)	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		10	μΑ		
VO	$V_{CC} = 0$,	BIAS $V_{CC} = 3.3 \text{ V}$,	IO = 0	0.95	1.05	V
IO	$V_{CC} = 0$,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$,	V _O (B port) = 0.6 V	-1		μΑ


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATET	MIN	түр‡	MAX	UNIT	
t _{PLH}	А	В	Slow	3.9		7.2	ns	
t _{PHL}	A	Ь	Slow	3.1		8.4		
t _{PLH}	Α	В	Fast	2.6		5.7	ns	
^t PHL	^	В	rasi	2.1		5.8	115	
t _{en}	ŌĒ	В	Slow	4.1		7.3	ns	
^t dis	OE .	В	Slow	4		9.4		
t _{en}	ŌĒ	В	Fast	2.9		5.9	ns	
^t dis		В		4		6.9		
+	Rise time, B outp	ute (20% to 80%)	Slow		3		ns	
t _r	Nise time, b outp	uts (20 % to 00 %)	Fast	1.5			115	
t _f	Fall time, B outpu	tto (90% to 20%)	Slow		4		ns	
Ч	rail time, B outpo	115 (60 % 10 20 %)	Fast	2.5			115	
t _{PLH}	В	А		0.5		6.7	ns	
^t PHL	В	Α		1.2		4.5	115	
t _{en}	ŌĒ	А		1.1		6.3	ns ns	
^t dis	OE .	Λ	_	1.7		5.1		

[†] Slow ($\overline{ERC} = GND$) and Fast ($\overline{ERC} = V_{CC}$)


[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR A OUTPUTS

LOAD CIRCUIT FOR B OUTPUTS



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \approx 2 \ ns$, $t_f \approx 2 \ ns$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. High-Drive Test Backplane

Figure 3. High-Drive RLC Network

 $C_L = 18 pF$

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$ for GTLP (see Figure 3)

	1/21	` 5	,		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	түр‡	UNIT
t _{PLH}	А	В	Slow	4.9	ns
t _{PHL}	A	В	Slow	4.9	
t _{PLH}	А	В	Fast	3.7	ns
t _{PHL}	A	В	Fasi	3.7	115
t _{en}	ŌĒ	В	Slow	5.1	ns
t _{dis}	OE .	В	Slow	5.4	
t _{en}	ŌĒ	В	Fast	4.1	ns
t _{dis}	OE .	В	Fasi	4.1	115
	Pico timo. P outo	Rise time, B outputs (20% to 80%)		2	ns
t _r	Kise time, b outp			1.2	115
4.	Fall time P outp	to (909/ to 209/)	Slow	2.5	no
t _f	Fall time, B outpo	113 (00 /0 to 20 /0)	Fast	1.8	ns

[†] Slow ($\overline{ERC} = GND$) and Fast ($\overline{ERC} = V_{CC}$)



[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated