


OPTIREG™ PMIC TLF11251LD

2.5 A half bridge with integrated driver and level shifter

[Order now](#)[Technical documents](#)[Family overview](#)[Support](#)[RoHS](#)

Features

- Integrated PMOS and NMOS complementary output bridge with 2.5 A current capability
- Integrated gate drivers
- Single control input with an integrated dead time logic for optimized control and high efficiency
- Output current sensing
- Output current limitation
- Overtemperature protection
- Low quiescent current
- No external dead time adjustment required
- Green Product (RoHS compliant)



Potential applications

Companion for the OPTIREG™ PMIC TLF3558xxxx for core voltage regulation of AURIX™ TC3xx microcontroller in:

- Electric power steering
- Battery management
- Inverter applications
- Engine management
- Domain control

Product validation

Qualified for automotive applications. Product validation according to AEC-Q100.

Description

The OPTIREG™ PMIC TLF11251LD is a 2.5 A half bridge with integrated driver and level shifter. It also contains a high side P-channel MOSFET and a low side N-channel MOSFET in a single package. The integrated level shifting stage allows for conversion of the input logic signals to the supply voltage level of the gate drivers. The input signal levels are CMOS compatible. The level shifter and the gate driver provide a dead time generation to simplify the interface with the embedded core voltage regulator of the AURIX™ TC3xx microcontroller. The low propagation delay allows for use in closed loop control applications with limited requirements for timing. The output stage allows for a high switching frequency. The TLF11251LD integrates protection features against overcurrent at the high side MOSFET and at the low side MOSFET as well as against overtemperature events. Internal power-on reset releases the digital logic and ensures its operation for the supply voltage within the specified range.

OPTIREG™ PMIC TLF11251LD
2.5 A half bridge with integrated driver and level shifter



Description

Type	Package	Marking
TLF11251LD	PG-TSON-10	11251

Table of contents

	Features	1
	Potential applications	1
	Product validation	1
	Description	1
	Table of contents	3
1	Block diagram	5
2	Pin configuration	6
2.1	Pin assignment	6
2.2	Pin definitions and functions	7
3	General product characteristics	8
3.1	Absolute maximum ratings	8
3.2	Functional range	9
3.3	Thermal resistance	10
4	Block description and electrical characteristics	11
4.1	Logical inputs	11
4.2	Control parameters	13
4.2.1	Functional description control parameters	13
4.2.2	Electrical characteristics control parameters	14
4.3	Output stage	15
4.3.1	Functional description output stage	15
4.3.2	Electrical characteristics output stage	15
4.3.3	Typical performance characteristics output stage	16
4.4	Protection functions	17
4.4.1	Undervoltage shutdown	17
4.4.1.1	Functional description undervoltage shutdown	17
4.4.1.2	Electrical characteristics undervoltage shutdown	17
4.4.2	Overcurrent protection	18
4.4.2.1	Functional description overcurrent protection	18
4.4.2.2	Electrical characteristics overcurrent protection	19
4.4.3	Overtemperature protection	20
4.4.3.1	Functional description overtemperature protection	20
4.4.3.2	Electrical characteristics overtemperature protection	20
5	Application information	21
5.1	Application diagram	21
6	Package information	23
	Revision history	24



Table of contents

Disclaimer 25

1 Block diagram

1 Block diagram




Figure 1 Block diagram

2 Pin configuration

2 Pin configuration

2.1 Pin assignment




Figure 2 Pin configuration

2 Pin configuration

2.2 Pin definitions and functions

Pin	Symbol	Function
1, 2	SW	Switch node: Half bridge drains; typically connected to the input of the LC filter in buck circuits
3, 8	PGND	Power ground: Half bridge low side source
4	GND	Ground; Logical ground
5	LSCON	Bridge control scheme: Defines the low side state during PWM input "high". Switch to "high" enables synchronous control of high side and low side, based on PWM input state. Switch to "low" disables low side control.
6	PWM	Control input: Input for the logical signal that controls the state of the half bridge transistors. Switch to "high" opens the high side switch and closes the low side switch. Switch to "low" closes the high side switch and opens the low side switch.
7	VCC	Supply voltage input: Supply voltage for the PWM and LSCON inputs; typically the same as the supply of microcontroller output pins.
9, 10	VS	Supply voltage input: Supply to gate drivers, connected to half bridge high side source.
–	Heat sink	Connect to heat sink area. Connect to GND and to PGND.

3 General product characteristics

3 General product characteristics

3.1 Absolute maximum ratings

Table 1 Absolute maximum ratings¹⁾

$T_j = -40^{\circ}\text{C}$ to 150°C ; all voltages with respect to ground; positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or condition	Number
		Min.	Typ.	Max.			
Voltages							
Supply voltage VS	VS	-0.3	–	7.0	V	–	P_3.1.1
Supply voltage VCC	VCC	-0.3	–	7.0	V	–	P_3.1.2
Switch node SW	VSW	-0.3	–	7.0	V	–	P_3.1.3
Input PWM	VPWM	-0.3	–	7.0	V	–	P_3.1.4
Input LSCON	VLSCON	-0.3	–	7.0	V	–	P_3.1.5
Currents							
Continuous drain current high side	IDHS	-2.5	–	–	A	PWM = off	P_3.1.6
Continuous drain current low side	IDLS	–	–	2.5	A	PWM = on	P_3.1.7
Pulsed drain current high side	IDHS	-4.4	–	–	A	Valid during active overcurrent protection	P_3.1.8
Pulsed drain current low side	IDLS	–	–	4.4	A	Valid during active overcurrent protection	P_3.1.9
Temperatures							
Junction temperature	Tj	-40	–	150	°C	–	P_3.1.10
Storage temperature	Tstg	-55	–	150	°C	–	P_3.1.11
ESD susceptibility							
ESD susceptibility all pins	VESD	-2	–	2	kV	2) HBM	P_3.1.12
ESD susceptibility all pins	VESD	-500	–	500	V	3) CDM	P_3.1.13
ESD susceptibility (corner pins)	VESD	-750	–	750	V	3) CDM	P_3.1.14

1) Not subject to production test, specified by design.

2) Human body model (HBM) robustness according to ANSI/ESDA/JEDEC JS-001 (1.5 k Ω , 100 pF).

3) Charged device model (CDM) robustness according to JEDEC JESD22-C101.

Notes:

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as outside the normal operating range. Protection functions are not designed for continuous repetitive operation.

3 General product characteristics

3.2 Functional range

Table 2 Functional range

Parameter	Symbol	Values			Unit	Note or condition	Number
		Min.	Typ.	Max.			
Supply voltage range VS	$V_{S,nom}$	3.5	–	7.0	V	–	P_3.2.1
Supply voltage range VCC	$V_{CC,nom}$	2.35	–	7.0	V	–	P_3.2.2
Supply voltage VS transient slew rate	dV_S/dt	-120	–	120	V/ms	1)	P_3.2.3
Supply voltage VCC transient slew rate	dV_{CC}/dt	-120	–	120	V/ms	1)	P_3.2.4
Junction temperature	T_j	-40	–	150	°C	–	P_3.2.5
Supply current total, normal operation	$I_{C,norm}$	–	–	35	mA	PWM input @ 1.8 MHz	P_3.2.9
Supply current total, no switching	$I_{C,ns}$	–	200	–	μA	$V_S < 5.8\text{ V};$ $V_{CC} < 5.1\text{ V};$ $T_j < 85^\circ\text{C}$	P_3.2.10

1) Not subject to production test, specified by design.

Note: Within the functional range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the electrical characteristics table.

3 General product characteristics

3.3 Thermal resistance

Table 3 Thermal resistance¹⁾

Parameter	Symbol	Values			Unit	Note or condition	Number
		Min.	Typ.	Max.			
Junction to case top, high side	$R_{thJCT(HS)}$	51.6	–	57.0	K/W	–	P_3.3.1
Junction to case top, low side	$R_{thJCT(LS)}$	64.5	–	71.2	K/W	–	P_3.3.2
Junction to case bottom, high side	$R_{thJCB(HS)}$	6.3	–	6.9	K/W	–	P_3.3.3
Junction to case bottom, low side	$R_{thJCB(LS)}$	9.4	–	10.4	K/W	–	P_3.3.4
Junction to ambient	R_{thJA}	–	54.5	–	K/W	²⁾	P_3.3.5

1) Not subject to production test, specified by design.

2) Specified R_{thJA} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; the product (chip and package) was simulated on a $76.2 \times 114.3 \times 1.5 \text{ mm}^3$ board with two inner copper layers ($2 \times 70 \text{ } \mu\text{m Cu}$, $2 \times 35 \text{ } \mu\text{m Cu}$). Where applicable, a thermal via array next to the package contacted the first inner copper layer.

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information visit www.jedec.org.

4 Block description and electrical characteristics

4 Block description and electrical characteristics

The device simplifies the interface of microcontroller control outputs to the half bridge.

4.1 Logical inputs

A single PWM input controls the state of the half bridge MOSFETs. The inverted logical scheme translates the PWM input state to the gate signal shifted to the output supply level, thus the device switches the high side MOSFET off during PWM logical on-state, and it switches them on during PWM logical off state. The built-in dead time control circuitry prevents a shoot-through condition over the MOSFET bridge and improves system efficiency while used in buck power conversion circuits. No external dead time adjustment is required.

In addition to the PWM input, the LSCON input determines the low side MOSFET control scheme and allows for both synchronous as well as asynchronous operation in buck converter applications. Logical off state at the LSCON input switches off the low side MOSFET independently of the PWM input signal, so that the device only controls the high side MOSFET.

A permanent logical on state at the LSCON input allows both high side and low side operation according to PWM input state with the internal dead time generation. If such operation is required, then the LSCON input can be pulled-up or connected directly to the VCC supply rail.

The device interprets a toggling input signal at LSCON as a control request for synchronous low side and high side MOSFET switching. In this case the device generates dead time internally in accordance with the PWM input timing. Frequency detection at LSCON inputs detect toggling input signals within the acceptable range referred to as t_{det} .

Table 4 Switching states

LSCON	PWM	High side MOSFET	Low side MOSFET
On	¹⁾ On	Off	On
On	²⁾ Off	On	Off
Off	On	Off	Off
Off	Off	On	Off
Toggling between on and off ³⁾	On	Off	On
	Off	On	Off
Toggling between on and off stopped ⁴⁾ ($< t_{fil}$)	On	Off	On
	Off	On	Off
Toggling between on and off stopped ($> t_{fil}$); LSCON: on	On	Off	On
Toggling between on and off stopped ($> t_{fil}$); LSCON: on	Off	On	Off
Toggling between on and off stopped ($> t_{fil}$); LSCON: off	On	Off	Off
Toggling between on and off stopped ($> t_{fil}$); LSCON: off	Off	On	Off

(table continues...)

4 Block description and electrical characteristics

Table 4 (continued) Switching states

LSCON	PWM	High side MOSFET	Low side MOSFET
1)	On: "high"		
2)	Off: "low"		
3)	Toggling between on and off: The device detects switching on and off at a frequency corresponding to the detection range t_{det} at the LSCON input.		
4)	Toggling between on and off stopped: After the toggling between on and off, the device detects a permanent on or off state.		

The switching states in [Table 4](#) are only valid for device input supplies within the operational range and if no protection feature is active.

If the PWM pin is not connected, then the integrated weak pull-up ensures a defined level.

If an AURIX™ TC3xx microcontroller controls the device, then place an additional pull-down resistor at the LSCON input to keep the low side MOSFET switched off during power-down, see [Application information](#).

4 Block description and electrical characteristics

4.2 Control parameters

4.2.1 Functional description control parameters

The device provides a high frequency switching capability with a low propagation delay. The input stage and the drivers can react to fast changing PWM signals and provide a t_{res} resolution to the on-time of the input signal with a pulse duration longer than t_{pulse} . The "low" state pulse duration is limited to $t_{pulse, min}$.

The total propagation time t_{prop} is the time from the "low" to "high" edge transition or from the "high" to "low" edge transition at the PWM input to the SW output level transitions to 10% or 90% of V_S supply level accordingly. The internal dead time generation provides optimal efficiency during switching phases and performs the state change of the switching node SW within the specified propagation delay.

The device is optimized for a switching frequency in a buck converter application from 0.3 MHz to 2 MHz.




Figure 3 Control timing diagram

4 Block description and electrical characteristics

4.2.2 Electrical characteristics control parameters

Table 5 Electrical characteristics control parameters

$V_S = 3.5\text{ V to }7\text{ V}$; $V_{CC} = 2.35\text{ V to }7\text{ V}$; $T_j = -40^\circ\text{C to }150^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or condition	Number
		Min.	Typ.	Max.			
Propagation time, PWM falling edge	$t_{\text{prop,fe}}$	–	–	60	ns	High side drain connected to resistive load; $V_{CC} > 3.0\text{ V}$; $V_S > 4.5\text{ V}$	P_4.2.1
Propagation time, PWM rising edge	$t_{\text{prop,re}}$	–	–	60	ns	Low side drain connected to resistive load; $V_{CC} > 3.0\text{ V}$; $V_S > 4.5\text{ V}$	P_4.2.2
Minimum pulse width input	$t_{\text{pulse,min}}$	65	–	–	ns	¹⁾	P_4.2.3
Pulse resolution time	t_{res}	–	–	3	ns	¹⁾	P_4.2.4
Dead time "high" to "low"	$t_{\text{dead,hl}}$	–	15	–	ns	¹⁾	P_4.2.5
Dead time "low" to "high"	$t_{\text{dead,lh}}$	–	18	–	ns	¹⁾	P_4.2.6
LSCON frequency detector frequency range	$f_{\text{det,lscn}}$	0.72	–	–	MHz	–	P_4.2.7
LSCON frequency detector filter time	$t_{\text{fil,lscn}}$	3	–	–	μs	¹⁾	P_4.2.8

Logic inputs

Input voltage "high"	V_{IH}	$0.67 \times V_{CC}$	–	–	V	CMOS function	P_4.2.9
Input voltage "low"	V_{IL}	–	–	$0.33 \times V_{CC}$	V	CMOS function	P_4.2.10
Input voltage hysteresis	V_{IHYS}	0.05	–	–	V	–	P_4.2.11
Input capacitance	C_{IN}	–	10	–	pF	¹⁾	P_4.2.12

¹⁾ Not subject to production test, specified by design.

4 Block description and electrical characteristics

4.3 Output stage

4.3.1 Functional description output stage

The P-N-channel output half bridge of the device can operate at a switching frequency up to 2 MHz nominal range, providing very low power dissipation in synchronous buck converter topology. The P-channel MOSFET used as high side switch eliminates the need for a charge pump circuitry and improves the EMI performance. The output stage delivers a minimum output current of 2.5 A within the specified voltage and temperature range.

4.3.2 Electrical characteristics output stage

Table 6 Electrical characteristics output stage

$V_S = 3.5 \text{ V to } 7 \text{ V}$; $V_{CC} = 2.35 \text{ V to } 7 \text{ V}$; $T_j = -40^\circ\text{C to } 150^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin (unless otherwise specified).


Parameter	Symbol	Values			Unit	Note or condition	Number
		Min.	Typ.	Max.			
On-state resistance high side	R_{ONHS}	–	–	100	mΩ	$T_j \leq 150^\circ\text{C}$; $I_d = -2 \text{ A}$; $V_S = 5.8 \text{ V}$	P_4.3.1
		–	–	70	mΩ	¹⁾ $T_j \leq 85^\circ\text{C}$; $I_d = -2 \text{ A}$; $V_S = 5.8 \text{ V}$	P_4.3.2
On-state resistance low side	R_{ONLS}	–	–	105	mΩ	$T_j \leq 150^\circ\text{C}$; $I_d = 2 \text{ A}$; $V_S = 5.8 \text{ V}$	P_4.3.3
		–	–	75	mΩ	¹⁾ $T_j \leq 85^\circ\text{C}$; $I_d = 2 \text{ A}$; $V_S = 5.8 \text{ V}$	P_4.3.4
Body diode forward voltage high side	V_{DFHS}	–	0.67	0.95	V	$I_{fw} = 2 \text{ A}$	P_4.3.5
Body diode forward voltage low side	V_{DFLS}	–	0.72	0.91	V	$I_{fw} = 2 \text{ A}$	P_4.3.6

1) Not subject to production test, specified by design.


4 Block description and electrical characteristics

4.3.3 Typical performance characteristics output stage

Maximum on-state resistance high side R_{ONHS}
(PWM = "low") versus $T_j = -40^\circ\text{C}, 25^\circ\text{C}, 150^\circ\text{C}$



Maximum on-state resistance low side R_{ONLS}
(PWM = "high") versus $T_j = -40^\circ\text{C}, 25^\circ\text{C}, 150^\circ\text{C}$



4 Block description and electrical characteristics

4.4 Protection functions

The following integrated protection functions prevent the device and the output circuitry from destruction as well as from operation under unspecified conditions:

- High side and low side overcurrent detection and limitation
- Undervoltage shutdown
- Overtemperature protection

The device reacts within the time specified for each protection feature. This is related to the state change of the half bridge MOSFETs independent from the PWM input signal. The device performs the input logic reset release at V_S voltage exceeding the minimum functional limit of 3.5 V, where protection functions are also operational. For the V_{CC} voltage below V_{CCUV} , the output half bridge MOSFETs remain in the off-state and the output switch node SW is floating.

4.4.1 Undervoltage shutdown

4.4.1.1 Functional description undervoltage shutdown

The device monitors the input supply V_{CC} for undervoltage conditions. If the output voltage drops below the V_{CCUV} limit, then the device switches off the high side MOSFET and the low side MOSFET, so that the device is only operational within the specified supply limits. The voltage hysteresis circuitry V_{CCUVH} protects from noise conditions.

4.4.1.2 Electrical characteristics undervoltage shutdown

Table 7 Electrical characteristics undervoltage shutdown

$V_S = 3.5 \text{ V to } 7 \text{ V}$; $T_j = -40^\circ\text{C to } 150^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or condition	Number
		Min.	Typ.	Max.			
Undervoltage limit at V_{CC} supply	V_{CCUV}	1.95	–	2.28	V	V_{CC} falling	P_4.4.2.1
Undervoltage detector hysteresis	V_{CCUVH}	0.05	–	0.1	V	–	P_4.4.2.2
Undervoltage detector reaction time	V_{UVR}	–	–	3	μs	1)	P_4.4.2.3

1) Not subject to production test, specified by design.

4 Block description and electrical characteristics

4.4.2 Overcurrent protection

4.4.2.1 Functional description overcurrent protection

The overcurrent protection works in a cycle-by-cycle limitation mode. If the sensed input drain current exceeds the peak current limit $I_{oc,lim}$ during a switching cycle, then the device switches off the high side MOSFET and the switch node SW current decreases. If the overcurrent protection circuitry is active, then the device limits the PWM input duty cycle for each cycle.

During startup or with V_{CC} supply power cycle after the logic reset is released, the overcurrent protection remains inactive for the number of PWM pulses $n_{pwm,st}$ to avoid accidental activation due to startup current overshoot.




Figure 4 Overcurrent protection example

4 Block description and electrical characteristics

4.4.2.2 Electrical characteristics overcurrent protection

Table 8 Electrical characteristics overcurrent protection

$V_S = 3.5\text{ V to }7\text{ V}$; $V_{CC} = 2.35\text{ V to }7\text{ V}$; $T_j = -40^\circ\text{C to }150^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or condition	Number
		Min.	Typ.	Max.			
Overcurrent sensing limit	$I_{OC, \text{lim}}$	-4.4	–	-2.6	A	–	P_4.4.3.1
Startup protection inactive, number of PWM pulses	$n_{\text{pwm, st}}$	–	–	5500	–	V_{CC} rising above $V_{CC, \text{min}}$	P_4.4.3.2

4 Block description and electrical characteristics

4.4.3 Overtemperature protection

4.4.3.1 Functional description overtemperature protection

If an overtemperature condition T_{jOT} occurs, then the integrated temperature sensor disables the device by switching off the high side and low side MOSFETs. Only if both the temperature decreases by the hysteresis temperature dT_j and the temperature falls below T_{jSO} , then the MOSFETs resume operation.

4.4.3.2 Electrical characteristics overtemperature protection

Table 9 Electrical characteristics overtemperature protection¹⁾

$V_S = 3.5 \text{ V to } 7 \text{ V}$; $V_{CC} = 2.35 \text{ V to } 7 \text{ V}$; $T_j = -40^\circ\text{C to } 150^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or condition	Number
		Min.	Typ.	Max.			
Overtemperature shutdown	T_{jOT}	175	–	200	$^\circ\text{C}$	–	P_4.4.4.1
Switch-on temperature	T_{jSO}	–	–	165	$^\circ\text{C}$	–	P_4.4.4.2
Overtemperature switch-on hysteresis	dT_j	–	15	–	$^\circ\text{C}$	–	P_4.4.4.3

1) Not subject to production test, specified by design.

5 Application information

then the frequency detector recognizes it as a request to set the SW output floating. Therefore add a pull-down resistor for the LSCON signal in order to limit its possible variation during the power-down phase after the supply voltage reaches the hard reset limit of the microcontroller.




Figure 6 Start-up and ramp-down example

Table 10 shows the required nominal values of the discrete components for proper operation.

Table 10 Nominal values of discrete components

Component name	Nominal value	Acceptable variation	Note
C_{VS}	10 μ F	$\pm 30\%$	Input capacitor
C_{VDD}	22 μ F	$\pm 30\%$	Output capacitor
L_{VDD}	3.3 μ H	$\pm 30\%$ (@ 1.8 MHz)	Output inductor
R_{LSCON}	6.2 k Ω	$\pm 20\%$	LSCON input pull-down

6 Package information

6 Package information




Figure 7 PG-TSON-10

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a Green Product. Green Products are RoHS compliant (Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Information on alternative packages

Please visit www.infineon.com/packages.

Revision history

Revision history

Revision	Date	Changes
1.03	2022-11-25	Editorial changes
1.02	2021-02-05	Editorial changes
1.01	2021-01-14	Editorial changes
1.0	2020-01-23	Datasheet created

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-11-25

Published by
Infineon Technologies AG
81726 Munich, Germany

© 2022 Infineon Technologies AG
All Rights Reserved.

Do you have a question about any
aspect of this document?
Email: erratum@infineon.com

Document reference
IFX-Z8F80033844

Important notice

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.