

**M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP**

MITSUBISHI(MICMPTR/MIPRC) 61E

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37475M2-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 32-pin shrink plastic molded DIP. The M37476M2-XXXSP/FP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 42-pin, shrink plastic molded DIP or a 56-pin plastic molded QFP. These single-chip microcomputer are useful for business equipment and other consumer applications.

In addition to its simple instruction set, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The differences between the M37476M2-XXXSP and the M37476M2-XXXFP are the package outline and the power dissipation ability (absolute maximum ratings).


The differences among M37475M2-XXXSP, M37475M4-XXXSP, M37475M8-XXXSP, M37476M2-XXXSP/FP, M37476M4-XXXSP/FP and M37476M8-XXXSP/FP are noted below. The following explanations apply to the M37476M2-XXXSP/FP. Specificaiton variations for other chips are noted accordingly.

Type name	ROM size	RAM size	I/O ports
M37475M2-XXXSP	4096bytes	128bytes	26
M37476M2-XXXSP/FP			36
M37475M4-XXXSP	8192bytes	192bytes	26
M37476M4-XXXSP/FP			36
M37475M8-XXXSP	16384bytes	384bytes	26
M37476M8-XXXSP/FP			36

FEATURES

- Number of basic instructions..... 71
69 MELS 740 basic instructions + 2 multiply/divide instructions
- Memory size
ROM 4096 bytes (M37476M2)
RAM 128 bytes (M37476M2)
- Instruction execution time
..... 1 μ s (minimum instructions at 4MHz frequency)
- Single power supply..... 2.7 to 5.5V
- Power dissipation normal operation mode
..... 17.5mW (at 4MHz frequency)
- Subroutine nesting
..... 64 levels max. (M37475M2, M37476M2)
- Interrupt..... 12types, 10vectors
- 8-bit timer..... 4
- Programmable I/O ports
(Ports P0, P1, P2, P4)..... 22 (M37475M2)
28 (M37476M2)
- Input port (Port P3) 4 (M37475M2)
(Ports P3, P5) 8 (M37476M2)
- Serial I/O (8-bit) 1
- A-D converter..... 8-bit, 4channel (M37475M2)
8-bit, 8channel (M37476M2)

PIN CONFIGURATION (TOP VIEW)



Outline 32P4B

APPLICATION


Audio-visual equipment, VCR, Tuner
Office automation equipment

MITSUBISHI MICROCOMPUTERS


M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN CONFIGURATION (TOP VIEW)



Outline 42P4B




Outline 56P6N-A

NC : No connection

**M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP**


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


M37476M2-XXXSP BLOCK DIAGRAM



Note 1 : 8192 bytes for M37476M4-XXXSP and 16384 bytes for M37476M8-XXXSP
 Note 2 : 192 bytes for M37476M4-XXXSP and 384 bytes for M37476M8-XXXSP

**M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



MITSUBISHI(MICMPTR/MIPRC)

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
FUNCTIONS OF M37475M2-XXXSP, M37475M4-XXXSP, M37475M8-XXXSP, M37476M2-XXXSP/FP, M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

Parameter			Functions
Number of basic instructions			71 (69 MELPS 740 basic instructions + 2)
Instruction execution time			1 μ s (minimum instructions, at 4MHz frequency)
Clock frequency			4MHz (max.)
Memory size	M37475M2-XXXSP,	ROM	4096 bytes
	M37476M2-XXXSP/FP	RAM	128 bytes
	M37475M4-XXXSP,	ROM	8192 bytes
	M37476M4-XXXSP/FP	RAM	192 bytes
	M37475M8-XXXSP,	ROM	16384 bytes
	M37476M8-XXXSP/FP	RAM	384 bytes
Input/Output port	P0, P1	I/O	8-bitX2
	P2	I/O	8-bitX1 (4-bitX1 for M37475M2/M4/M8)
	P3, P5	Input	4-bitX2 (Port P5 is not included in M37475M2/M4/M8)
	P4	I/O	4-bitX1 (2-bitX1 for M37475M2/M4/M8)
Serial I/O			8-bitX1
Timers			8-bit timerX4
A-D converter			8-bitX1 (8 channels) (8-bitX1 (4 channels)for M37475M2/M4/M8)
Subroutine nesting	M37475M2-XXXSP, M37476M2-XXXSP/FP		64 (max.)
	M37475M4-XXXSP, M37476M4-XXXSP/FP		96 (max.)
	M37475M8-XXXSP, M37476M8-XXXSP/FP		192 (max.)
Interrupt			5 external interrupts, 6 internal interrupts, 1 software interrupt
Clock generating circuit			Built-in circuit with internal feedback resistor (ceramic or quartz crystal oscillator)
Supply voltage			2.7 to 5.5V
Power dissipation			17.5mW (at 4MHz frequency)
Input/Output characters	Input/Output voltage		5V
	Output current		-5 to 10mA (P0, P1, P2, P4 : CMOS tri-states)
Operating temperature range			-20 to 85°C
Device structure			CMOS silicon gate
Package	M37475M2/M4/M8-XXXSP		32-pin shrink plastic molded DIP
	M37476M2/M4/M8-XXXSP		42-pin shrink plastic molded DIP
	M37476M2/M4/M8-XXXFP		56-pin plastic molded QFP

MITSUBISHI(MICMPTR/MIPRC)

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**PIN DESCRIPTION**

Pin	Name	Input/ Output	Functions
V_{CC} , V_{SS}	Supply voltage		Power supply inputs 2.7 to 5.5V to V_{CC} , and 0V to V_{SS} .
AV_{SS}	Analog power supply		Ground level input pin for A-D converter. Same voltage as V_{SS} is applied. This pin is for M37476M2/M4/M8-XXXFP only.
$\overline{RESET}$	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for more than 2 μ s (under normal V_{CC} conditions).
X_{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit for main clock. To control generating frequency, an external ceramic or a quartz crystal oscillator is connected between the X_{IN} and X_{OUT} pins. If an external clock is used, the clock source should be connected the X_{IN} pin and the X_{OUT} pin should be left open. Feedback resistor is connected between X_{IN} and X_{OUT} .
X_{OUT}	Clock output	Output	
V_{REF}	Reference voltage input	Input	This is reference voltage input pin for the A-D converters.
$P0_0-P0_7$	I/O port P0	I/O	Port P0 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 1-bit and a key on wake up function is provided.
$P1_0-P1_7$	I/O port P1	I/O	Port P1 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. $P1_2$, $P1_3$ are in common with timer output pins T_0 , T_1 . $P1_4$, $P1_5$, $P1_6$, $P1_7$ are in common with serial I/O pins S_{IN} , S_{OUT} , CLK , $\overline{S}_{RDY}$, respectively. The output structure of S_{OUT} and $\overline{S}_{RDY}$ can be changed to N-channel open drain output.
$P2_0-P2_7$ (Note 1)	I/O port P2	I/O	Port P2 is an 8-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit. This port is in common with analog input pins IN_0-IN_7 .
$P3_0-P3_3$	Input port P3	Input	Port P3 is a 4-bit input port. $P3_0$, $P3_1$ are in common with external interrupt input pins INT_0 , INT_1 and $P3_2$, $P3_3$ are in common with timer input pins $CNTR_0$, $CNTR_1$.
$P4_0-P4_3$ (Note 2)	I/O port P4	I/O	Port P4 is a 4-bit I/O port. The output structure is CMOS output. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.
$P5_0-P5_3$ (Note 3)	Input port P5	Input	Port P5 is a 4-bit input port and pull-up transistor can be connected in units of 4-bit. $P5_0$, $P5_1$ are in common with input/output pins of clock for clock function X_{CIN} , X_{COUT} . When $P5_0$, $P5_1$ are used as X_{CIN} , X_{COUT} , connect a ceramic or a quartz crystal oscillator between X_{CIN} and X_{COUT} . If an external clock input is used, connect the clock input to the X_{CIN} pin and open the X_{COUT} pin. Feedback resistor is connected between X_{CIN} and X_{COUT} pins.

Note 1 : Only $P2_0-P2_3$ (IN_0-IN_3) 4-bit for M37475M2, M37475M4, M37475M8.2 : Only $P4_0$ and $P4_1$ 2-bit for M37475M2, M37475M4, M37475M8.

3 : This port is not included in M37475M2, M37475M4, M37475M8.

FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The M37476 microcomputers use the standard MELPS 740 instruction set. For details of instruction operations, refer to the MELPS 740 CPU core basic functions, or the MELPS 740 Programming Manual.

Machine-resident instructions are as follows:

The FST and SLW instructions are not provided.

The MUL and DIV instructions can be used.

The WIT instruction can be used.

The STP instruction can be used.

CPU Mode Register

The CPU mode register is allocated to address 00FB₁₆.

This register has a stack page selection bit.




Fig. 1 Structure of CPU mode register

MEMORY• **Special Function Register (SFR) Area**

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

• **RAM**

RAM is used for data storage as well as a stack area.

• **ROM**

ROM is used for storing user programs as well as the interrupt vector area.

• **Interrupt Vector Area**

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

• **Zero Page**

Zero page addressing mode is useful because it enables access to this area with fewer instruction cycles.

• **Special Page**

Special page addressing mode is useful because it enables access to this area with fewer instruction cycles.




Fig. 2 Memory map

00C0 ₁₆	Port P0	00E0 ₁₆	
00C1 ₁₆	Port P0 direction register	00E1 ₁₆	
00C2 ₁₆	Port P1	00E2 ₁₆	
00C3 ₁₆	Port P1 direction register	00E3 ₁₆	
00C4 ₁₆	Port P2	00E4 ₁₆	
00C5 ₁₆	Port P2 direction register	00E5 ₁₆	
00C6 ₁₆	Port P3	00E6 ₁₆	
00C7 ₁₆		00E7 ₁₆	
00C8 ₁₆	Port P4	00E8 ₁₆	
00C9 ₁₆	Port P4 direction register	00E9 ₁₆	
00CA ₁₆	Port P5 (Note 1)	00EA ₁₆	
00CB ₁₆		00EB ₁₆	
00CC ₁₆		00EC ₁₆	
00CD ₁₆		00ED ₁₆	
00CE ₁₆		00EE ₁₆	
00CF ₁₆		00EF ₁₆	
00D0 ₁₆	P0 pull-up control register	00F0 ₁₆	Timer 1
00D1 ₁₆	P1—P5 pull-up control register (Note 2)	00F1 ₁₆	Timer 2
00D2 ₁₆		00F2 ₁₆	Timer 3
00D3 ₁₆		00F3 ₁₆	Timer 4
00D4 ₁₆	Edge polarity selection register	00F4 ₁₆	
00D5 ₁₆		00F5 ₁₆	
00D6 ₁₆	Input latch register	00F6 ₁₆	
00D7 ₁₆		00F7 ₁₆	Timer FF register
00D8 ₁₆		00F8 ₁₆	Timer 12 mode register
00D9 ₁₆	A-D control register	00F9 ₁₆	Timer 34 mode register
00DA ₁₆	A-D conversion register	00FA ₁₆	Timer mode register 2
00DB ₁₆		00FB ₁₆	CPU mode register
00DC ₁₆	Serial I/O mode register	00FC ₁₆	Interrupt request register 1
00DD ₁₆	Serial I/O register	00FD ₁₆	Interrupt request register 2
00DE ₁₆	Serial I/O counter	00FE ₁₆	Interrupt control register 1
00DF ₁₆	Byte counter	00FF ₁₆	Interrupt control register 2

Note 1 : This address is not used M37475M2, M37475M4, and M37475M8.
 2 : This address is allocated P1—P4 pull-up control register for M37475M2, M37475M4, and M37475M8.

Fig. 3 SFR (Special Function Register) memory map

MITSUBISHI(MICMPTR/MIPRC)

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**INTERRUPTS**

Interrupts can be caused by 12 different events consisting of five external, six internal, and one software events.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed, interrupt disable flag I is set, and the program jumps to the address specified in the vector table. The interrupt request flag is cleared automatically. The reset and BRK instruction interrupt can never be disabled. Other interrupts are disabled when the interrupt disable flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. External interrupts INT_0 and INT_1 can be asserted on either the falling or rising edge as set in the edge polarity selection register. When "0" is set to this register, the interrupt is activated on the falling edge; when "1" is set to the register, the interrupt is activated on the rising edge.

When the device is put into power-down state by the STP instruction or the WIT instruction, if bit 5 in the edge polarity selection register is "1", the INT_1 interrupt becomes a key on wake up interrupt. When a key on wake up interrupt is valide, an interrupt request is generated by applying the "L" level to any pin in port P0. In this case, the port used for interrupt must have been set for the input mode.

If bit 5 in the edge polarity selection register is "0" when the device is in power-down state, the INT_1 interrupt is selected. Also, if bit 5 in the edge polarity selection register is set to "1" when the device is not in a power-down state, neither key on wake up interrupt request nor INT_1 interrupt request are generated.

The $CNTR_0/CNTR_1$ interrupts function in the same as INT_0 and INT_1 . The interrupt input pin can be specified for either $CNTR_0$ or $CNTR_1$ pin by setting bit 4 in the edge polarity selection register.

Figure 4 shows the structure of the edge polarity selection register, interrupt request registers 1 and 2, and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt disable flag is "0". The interrupt request bit can be reset with a program, but not set. The interrupt enable bit can be set and reset with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 5 shows interrupts control.

Table 1. Interrupt vector address and priority.

Event	Priority	Vector addresses	Remarks
RESET	1	FFFF ₁₆ , FFFE ₁₆	Non-maskable
INT_0 interrupt	2	FFFD ₁₆ , FFFC ₁₆	External interrupt (polarity programmable)
INT_1 interrupt or key on wake up interrupt	3	FFFB ₁₆ , FFFA ₁₆	External interrupt (INT_1 is polarity programmable)
$CNTR_0$ interrupt or $CNTR_1$ interrupt	4	FFF9 ₁₆ , FFF8 ₁₆	External interrupt (polarity programmable)
Timer 1 interrupt	5	FFF7 ₁₆ , FFF6 ₁₆	
Timer 2 interrupt	6	FFF5 ₁₆ , FFF4 ₁₆	
Timer 3 interrupt	7	FFF3 ₁₆ , FFF2 ₁₆	
Timer 4 interrupt	8	FFF1 ₁₆ , FFF0 ₁₆	
Serial I/O interrupt	9	FFEF ₁₆ , FFEE ₁₆	
A-D conversion completion interrupt	10	FFED ₁₆ , FFEC ₁₆	
BRK instruction interrupt	11	FFEB ₁₆ , FFEA ₁₆	Non-maskable software interrupt

MITSUBISHI(MICMPTR/MIPRC)

MITSUBISHI MICROCOMPUTERS

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 4 Structure of registers related to interrupt




Fig. 5 Interrupt control

TIMER

The M37476M2-XXXSP/FP has four timers: timer 1, timer 2, timer 3, and timer 4.

A block diagram of timer 1 through 4 is shown in Figure 6.

Timer 1 can be operated in the timer mode, event count mode, or pulse output mode. Timer 1 starts counting when bit 0 in the timer 12 mode register (address 00F8₁₆) is set to "0".

The count source can be selected from the $f(X_{IN})$ divided by 16, $f(X_{CIN})$ divided by 16, $f(X_{CIN})$, or event input from P3₂/CNTR₀ pin. Do not select $f(X_{CIN})$ as the count source in the M37475M2, M37475M4, and M37475M8. When bit 1 and bit 2 in the timer 12 mode register are "0", $f(X_{IN})$ divided by 16 or $f(X_{CIN})$ divided by 16 is selected. Selection between $f(X_{IN})$ and $f(X_{CIN})$ is done by bit 7 in the CPU mode register (address 00FB₁₆). When bit 1 in the timer 12 mode register is "0" and bit 2 is "1", $f(X_{CIN})$ is selected. And, when bit 1 in the timer 12 mode register is "1", an event input from the CNTR₀ pin is selected. Event inputs are selected depending on bit 2 in the edge polarity selection register (address 00D4₁₆). When this bit is "0", the inverted value of CNTR₀ input is selected; when the bit is "1", CNTR₀ input is selected.

When bit 3 in the timer 12 mode register is set to "1", the P1₂ pin becomes timer output T₀. When the direction register of P1₂ is set for the output mode at this time, the timer 1 overflow divided by 2 is output from T₀. The initial output value can be set by writing the value to bit 0 in the timer FF register (address 00F7₁₆) after setting "1" to bit 0 in timer mode register 2.

Timer 2 can only be operated in the timer mode. Timer 2 starts counting when bit 4 in the timer 12 mode register is set to "0".

The count source can be selected from the divide by 16, divide by 64, divide by 128, or divide by 256 frequency of $f(X_{IN})$ or $f(X_{CIN})$, and timer 1 overflow. Do not select $f(X_{CIN})$ as the count source in the M37475M2, M37475M4, and M37475M8. When bit 5 in the timer 12 mode register is "0", any of the divide by 16, divide by 64, divide by 128, or divide by 256 frequency of $f(X_{IN})$ or $f(X_{CIN})$ is selected. The divide ratio is selected according to bit 6 and bit 7 in the timer 12 mode register, and selection between $f(X_{IN})$ and $f(X_{CIN})$ is made according to bit 7 in the CPU mode register. When bit 5 in the timer 12 mode register is "1", timer 1 overflow is selected as the count source.

Timer 3 can be operated in the timer mode, event count mode, or PWM mode. Timer 3 starts counting when bit 0 in the timer 34 mode register (address 00F9₁₆) is set to "0".

The count source can be selected from the $f(X_{IN})$ divided by 16, $f(X_{CIN})$ divided by 16, $f(X_{CIN})$, timer 1 or timer 2 overflow, or an event input from P3₃/CNTR₁ pins according to the statuses of bit 1 and bit 2 in the timer 34 mode register, bit 6 in the timer mode register 2 (address 00FA₁₆) and bit 7 in the CPU mode register. Do not select $f(X_{CIN})$ as the

count source in the M37475M2, M37475M4, and M37475M8. Note, however, that if timer 1 overflow or timer 2 overflow is selected for the count source of timer 3 when timer 1 overflow is selected for the count source of timer 2, timer 1 overflow is always selected regardless of the status of bit 6 in the timer mode register 2. Event inputs are selected depending on bit 3 in the edge polarity selection register. When this bit is "0", the inverted value of CNTR₁ input is selected; when the bit is "1", CNTR₁ input is selected.

Timer 4 can be operated in the timer mode, event count mode, pulse output mode, pulse width measuring mode, or PWM mode. Timer 4 starts counting when bit 3 in the timer 34 mode register is set to "0" when bit 6 in this register is "0". When bit 6 is "1", the pulse width measuring mode is selected. The count source can be selected from timer 3 overflow, $f(X_{IN})$ divided by 16, $f(X_{CIN})$ divided by 16, $f(X_{CIN})$, timer 1 or timer 2 overflow, or an event input from P3₃/CNTR₁ pins according to the statuses of bit 4 and bit 5 in the timer 34 mode register, bit 6 in the timer mode register 2, and bit 7 in the CPU mode register. Do not select $f(X_{CIN})$ as the count source in the M37475M2, M37475M4, and M37475M8. Note, however, that if timer 1 overflow or timer 2 overflow is selected for the count source of timer 4 when timer 1 overflow is selected for the count source of timer 2, timer 1 overflow is always selected regardless of the status of bit 6 in the timer mode register 2. Event inputs are selected depending on bit 3 in the edge polarity selection register. When this bit is "0", the inverted value of CNTR₁ input is selected; when the bit is "1", CNTR₁ input is selected.

When bit 7 in the timer 34 mode register is set to "1", the P1₃ pin becomes timer output T₁. When the direction register of P1₃ is set for the output mode at this time, the timer 4 overflow divided by 2 is output from T₁ when bit 7 in the timer mode register 2 is "0". The initial output value can be set by writing the value to bit 1 in the timer FF register after setting "1" to bit 1 in timer mode register 2.

(1) Timer mode

Timer perform down count operations with the dividing ratio being $1/(n+1)$. Writing a value to the timer latch sets a value to the timer. When the value to be set to the timer latch is nn_{16} , the value to be set to a timer is nn_{16} , which is down counted at the falling edge of the count source from nn_{16} to $(nn_{16}-1)$ to $(nn_{16}-2)$ to ... 01₁₆ to 00₁₆ to FF₁₆. At the falling edge of the count source immediately after timer value has reached FF₁₆, value $(nn_{16}-1)$ obtained by subtracting one from the timer latch value is set (reloaded) to the timer to continue counting. At the rising edge of the count source immediately after the timer value has reached FF₁₆, an overflow occurs, an interrupt request.

(2) Event count mode

Timer operates in the same way as in the timer mode except that it counts input from the CNTR₀ or CNTR₁ pin.

MITSUBISHI(MICMPTR/MIPRC)

MITSUBISHI MICROCOMPUTERS

**M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(3) Pulse output mode

In this mode, duty 50% pulses are output from the T_0 or T_1 pin. When the timer overflows, the polarity of the T_0 or T_1 pin output level is inverted.

(4) Pulse width measuring mode

The M37475 and M37476 can measure the "H" or "L" width of the $CNTR_0$ or $CNTR_1$ input waveform by using the pulse width measuring mode of timer 4. The pulse width measuring mode is selected by writing "1" to bit 6 in the timer 34 mode register. In the pulse width measuring mode, the timer counts the count source while the $CNTR_0$ or $CNTR_1$ input is "H" or "L". Whether the $CNTR_0$ input or $CNTR_1$ input be measured can be specified by the status of bit 4 in the edge polarity selection register; whether the "H" width or "L" width be measured can be specified by the status of bit 2 ($CNTR_0$) and bit 3 ($CNTR_1$) in the edge polarity selection register.

(5) PWM mode

The PWM mode can be entered for timer 3 and timer 4 by setting bit 7 in the timer mode register 2 to "1". In the PWM mode, the $P1_3$ pin is set for timer output T_1 to output PWM waveforms by setting bit 7 in the timer 34 mode register to "1". The direction register of $P1_3$ must be set for the output mode before this can be done.

In the PWM mode, timer 3 is counting and timer 4 is idle while the PWM waveform is "L". When timer 3 overflows, the PWM waveform goes "H". At this time, timer 3 stops counting simultaneously and timer 4 starts counting. When timer 4 overflows, the PWM waveform goes "L", and timer 4 stops and timer 3 starts counting again. Consequently, the "L" duration of the PWM waveform is determined by the value of timer 3; the "H" duration of the PWM waveform is determined by the value of timer 4.

When a value is written to the timer in operation during the PWM mode, the value is only written to the timer latch, and not written to the timer. In this case, if the timer overflows, a value one less the value in the timer latch is written to the timer. When any value is written to an idle timer, the value is written to both the timer latch and the timer.

In this mode, do not select timer 3 overflow as the count source for timer 4.

INPUT LATCH FUNCTION

The M37475 and M37476 can latch the $P3_0/INT_0$, $P3_1/INT_1$, $P3_2/CNTR_0$, and $P3_3/CNTR_1$ pin level into the input latch register (address 00D6₁₆) when timer 4 overflows. The polarity of each pin latched to the input latch register can be selected by using the edge polarity selection register. When bit 0 in the edge polarity selection register is "0", the inverted value of the $P3_0/INT_0$ pin level is latched; when the bit is "1", the $P3_0/INT_0$ pin level is latched as is. When bit 1 in the edge polarity selection register is "0", the inverted value of the $P3_1/INT_1$ pin level is latched; when the bit is "1", the $P3_1/INT_1$ pin level is latched as is. When bit 2 in the edge polarity selection register is "0", the inverted value of the $P3_2/CNTR_0$ pin level is latched; when the bit is "1", the $P3_2/CNTR_0$ pin level is latched as is. When bit 3 in the edge polarity selection register is "0", the inverted value of the $P3_3/CNTR_1$ pin level is latched; when the bit is "1", the $P3_3/CNTR_1$ pin level is latched as is.

**M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 6 Block diagram of timer 1 through 4

MITSUBISHI MICROCOMPUTERS

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 7 Structure of timer mode registers

SERIAL I/O

The block diagram of serial I/O is shown in Figure 8. In the serial I/O mode, the receive ready signal ($\overline{S_{RDY}}$), synchronous input/output clock (CLK), and the serial I/O (S_{OUT} , S_{IN}) pins are used as P1₇, P1₆, P1₅, and P1₄, respectively. The serial I/O mode register (address 00DC₁₆) is an 8-bit register. Bit 2 of this register is used to select a synchronous clock source. When this bit is "0", an external clock from P1₆ is selected. When this bit is "1", an internal clock is selected.

The internal clock can be selected from among the divide by 8, divide by 16, divide by 32, divide by 512 frequency of the oscillator frequency $f(X_{IN})$ or $f(X_{CIN})$. Do not select $f(X_{CIN})$ as the count source in the M37475M2, M37475M4,

and M37475M8. The divide ratio is selected according to bit 0 and bit 1 in the serial I/O mode register, and selection between $f(X_{IN})$ and $f(X_{CIN})$ is mode according to bit 7 in the CPU mode register.

Bits 3 and 4 decide whether parts of P1 will be used as a serial I/O or not. When bit 3 is "1", P1₆ becomes an I/O pin of the synchronous clock. When an internal synchronous clock is selected, the clock is output from P1₆. If the external synchronous clock is selected, the clock is input to P1₆. And P1₅ will be a serial output. To use P1₄ as a serial input, set the direction register bit which corresponds to P1₄, to "0". For more information on the direction register, refer to the I/O pin section.




Fig. 8 Block diagram of serial I/O

MITSUBISHI MICROCOMPUTERS

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Bit 4 determines if P1₇ is used as an output pin for the receive ready signal (bit 4="1", $\overline{S_{RDY}}$) or used as a normal I/O pin (bit 4="0").

When the P1₇ pin is used as the $\overline{S_{RDY}}$ output pin, output signal can be selected between $\overline{S_{RDY}}$ signal and $\overline{S_{ARDY}}$ signal by using bit 5 in the serial I/O mode register. The $\overline{S_{RDY}}$ signal is driven "L" by a signal written into the serial I/O register to inform that the device is ready to receive. Then, the $\overline{S_{RDY}}$ signal is driven "H" on the first falling edge of the transfer clock.

The $\overline{S_{ARDY}}$ signal is driven "H" by a signal written into the serial I/O register, and driven "L" on the last rising edge of the transfer clock.

The function of serial I/O differs depending on the clock source; external clock or internal clock.

Internal Clock — The serial I/O counter is set to 7 when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to P1₅. During the rising edge of this clock, data can be input from P1₄ and the data in the serial I/O register will be shifted 1 bit. Data is output starting with the LSB. After the transfer clock has counted 8 times, the serial I/O register will be empty and the transfer clock will remain at a high level. At this time the interrupt request bit will be set.

External Clock — If an external clock is used, the interrupt request bit will be set after the transfer clock has counted 8 times but the transfer clock will not stop. Due to this reason, the external clock must be controlled from the outside.

Timing diagrams are shown in Figure 9.




Fig. 9 Serial I/O timing

MITSUBISHI MICROCOMPUTERS

**M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER




Fig. 10 Structure of serial I/O mode register

BYTE SPECIFY MODE

The serial I/O has a byte specify mode that allows one specific byte data to be selected for transmission or reception when serial I/O circuits of two or more microcomputers are connected to send or receive data through one bus. The data to be sent or received can be specified by writing a value into the byte counter. The value written in the byte counter is decremented by one each time eight cycles of transfer clock are input. When the value in the byte counter becomes "0", serial transmission/reception is done by the next eight cycles of transfer clock. When the value in the byte counter is not "0", the output on the S_{OUT} pin is driven "H" by the falling edge of the first transfer clock pulse to inhibit transmission/reception.

Serial I/O interrupt requests are generated only when serial transmission/reception is done after the value in the byte counter is decremented to "0". When the S_{ARDY} signal output is selected, the S_{ARDY} signal is driven "L" by the last rising edge of the transfer clock after the value in the byte counter is decremented to "0".

Note that in the byte mode, an external clock must be used as the sync. clock for the purpose of the mode.

A-D CONVERTER

The A-D conversion uses an 8-bit successive comparison method. Figure 11 shows a block diagram of the A-D conversion circuit. Conversion is automatically carried out once started by the program.

There are eight analog input pins which are shared with $P2_0$ to $P2_7$ of port P2 (Only $P2_0$ to $P2_3$ 4-bit for M37475M2, M37475M4, and M37475M8). Which analog inputs are to be A-D converted is specified by using bit 2 to bit 0 in the A-D control register (address 00D9₁₆). Pins for inputs to be A-D converted must be set for input by setting the direction register bit to "0". Bit 3 in the A-D control register is an A-D conversion end bit. This is "0" during A-D conversion; it is set to "1" when the conversion is terminated. Therefore, it is possible to know whether A-D conversion is terminated by checking this bit. Bit 4 in the A-D control register is a V_{REF} connection selection bit.

During A-D conversion, this bit must be set "1" for the ladder resistor and V_{REF} pin to be connected; after the A-D conversion is terminated, this bit can be reset to "0" to separate the ladder resistor from the V_{REF} pin. In this way, power consumption in the ladder resistor can be suppressed while no A-D conversion is performed. Figure 13 shows the relationship between the contents of A-D control register and the selected input pins.

The A-D conversion register (address 00DA₁₆) contains information on the results of conversion, so that it is possible to know the results of conversion by reading the contents of this register.

The following explains the procedure to execute A-D conversion. First, set values to bit 2 to bit 0 in the A-D control register to select the pins that you want to execute A-D conversion. Next, clear the A-D conversion terminate bit to "0". When the above is done, A-D conversion is initiated. The A-D conversion is completed after an elapse of 50 machine cycles (25 μ s when $f(X_{IN})=4$ MHz), the A-D conversion end bit is set to "1", and the interrupt request bit is set to "1". The results of conversion are contained in the A-D conversion register.




Fig. 11 A-D converter circuit




Fig. 12 Structure of A-D control register

KEY ON WAKE UP

"Key on wake up" is one way of returning from a power down state caused by the STP or WIT instruction. If any terminal of port P0 has a "L" level applied, after bit 5 of the edge polarity selection register (EG₅) is set to "1", an interrupt is generated and the microcomputer is returned to the normal operating state. A key matrix can be connected to port P0 and the microcomputer can be returned to a nor-

mal state by pushing any key.

The key on wake up interrupt is common with the INT₁ interrupt. When EG₅ is set to "1", the key on wake up function is selected. However, key on wake up cannot be used in the normal operating state. When the microcomputer is in the normal operating state, both key on wake up and INT₁ are invalid.




Fig. 13 Block diagram of Interrupt input and key on wake up circuit

RESET CIRCUIT

The M37475M2-XXXSP, M37476M2-XXXSP/FP are reset according to the sequence shown in Figure 15. It starts the program from the address formed by using the content of address $FFFF_{16}$ as the high order address and the content of the address $FFFE_{16}$ as the low order address, when the RESET pin is held at "L" level for no less than $2\mu s$ while the power voltage is in the recommended operating condition and then returned to "H" level.

The internal initializations following reset are shown in Figure 16.

Example of reset circuit is Figure 14. Immediately after reset, timer 3 and timer 4 are connected, and the $f(X_{IN})$ divided by 16 are counted. At this time, FF_{16} is set to timer 3, and 07_{16} is set to timer 4. The reset is cleared when timer 4 overflows.




Fig. 14 Example of reset circuit

	Address
(1) Port P0 direction register (C1 ₁₆)...	00 ₁₆
(2) Port P1 direction register (C3 ₁₆)...	00 ₁₆
(3) Port P2 direction register (C5 ₁₆)...	00 ₁₆
(4) Port P4 direction register (C9 ₁₆)...	0 0 0 0
(5) P0 pull-up control register (D0 ₁₆)...	00 ₁₆
(6) P1-P5 pull-up control register (Note 1) (D1 ₁₆)...	0 0 0 0 0 0
(7) Edge selection register (EG) (D4 ₁₆)...	0 0 0 0 0 0
(8) A-D control register (D9 ₁₆)...	0 0 1 0 0 0
(9) Serial I/O mode register (SM) (DC ₁₆)...	00 ₁₆
(10) Timer 12 mode register (T12M) (F8 ₁₆)...	00 ₁₆
(11) Timer 34 mode register (T34M) (F9 ₁₆)...	00 ₁₆
(12) Timer mode register 2 (TM2) (FA ₁₆)...	0 0 0 0 0 0
(13) CPU mode register (CM) (FB ₁₆)...	0 0 0 0 0 0 0
(14) Interrupt request register 1 (FC ₁₆)...	0 0 0 0 0 0
(15) Interrupt request register 2 (FD ₁₆)...	0 0 0
(16) Interrupt control register 1 (FE ₁₆)...	0 0 0 0 0 0
(17) Interrupt control register 2 (FF ₁₆)...	0 0 0
(18) Program counter (PC _H)...	Contents of address $FFFF_{16}$
(PC _L)...	Contents of address $FFFE_{16}$
(19) Processor status register (PS)...	1

Note 1 : This address is allocated P1-P4 pull-up control register for M37475M2, M37475M4, M37475M8. Bit 6 is not used.
 2 : Since the contents of both registers other than those listed above (including timers and the serial I/O register) are undefined at reset, it is necessary to set initial values.

Fig. 16 Internal state of microcomputer at reset




Fig. 15 Timing diagram at reset

I/O PORTS

(1) Port P0

Port P0 is an 8-bit I/O port with CMOS outputs. As shown in Figure 2, P0 can be accessed as memory through zero page address 00C0₁₆. Port P0's direction register allows each bit to be programmed individually as input or output. The direction register (zero page address 00C1₁₆) can be programmed as input with "0", or as output with "1". When in the output mode, the data to be output is latched to the port latch and output. When data is read from the output port, the output pin level is not read, only the latched data of the port latch is read. Therefore, a previously output value can be read correctly even though the output voltage level has been shifted up or down. Port pins set as input are in the high impedance state so the signal level can be read. When data is written into the input port, the data is latched only to the output latch and the pin still remains in the high impedance state. Following the execution of STP or WIT instruction, key matrix with port P0 can be used to generate the interrupt to bring the microcomputer back in its normal state. When this port is selected for input, pull-up transistor can be connected in units of 1-bit.

(2) Port P1

Port P1 has the same function as port P0. P1₂—P1₇ serve dual functions, and the desired function can be selected by the program. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.

(3) Port P2

Port P2 has the same function as port P0. In the M37475M2, M37475M4, and M37475M8, this port is P2₀—P2₃, a 4-bit I/O port. This port can also be used as an analog voltage input pin. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.

(4) Port P3

Port P3 is a 4-bit input port.

(5) Port P4

Port P4 is a 4-bit I/O port and has basically the same functions as port P0. In the M37475M2, M37475M4, and M37475M8, this port is P4₀ and P4₁, a 2-bit I/O port. When this port is selected for input, pull-up transistor can be connected in units of 4-bit.

(6) Port P5

Port P5 is a 4-bit input port and pull-up transistor can be connected in units of 4-bit. P5₀ and P5₁ are shared with clock generating circuit input/output pins. The M37475M2, M37475M4, and M37475M8 do not have this port.

(7) INT₀ pin (P3₀/INT₀ pin)

This is an interrupt input pin, and is shared with port P3₀. When a "H" to "L" or a "L" to "H" transition input is applied to this pin, the INT₀ interrupt request bit (bit 0 of address 00FD₁₆) is set to "1".

(8) INT₁ pin (P3₁/INT₁ pin)

This is an interrupt input pin, and is shared with port P3₁. When a "H" to "L" or a "L" to "H" transition input is applied to this pin, the INT₁ interrupt request bit (bit 1 of address 00FD₁₆) is set to "1".

(9) Counter input CNTR₀ pin (P3₂/CNTR₀ pin)

This is a timer input pin, and is shared with port P3₂. When this pin is selected to CNTR₀ or CNTR₁ interrupt input pin and a "H" to "L" or a "L" to "H" transition input is applied to this pin, the CNTR₀ or CNTR₁ interrupt request bit (bit 2 of address 00FD₁₆) is set to "1".

(10) Counter input CNTR₁ pin (P3₃/CNTR₁ pin)

This is a timer input pin, and is shared with port P3₃. When this pin is selected to CNTR₀ or CNTR₁ interrupt input pin and a "H" to "L" or a "L" to "H" transition input is applied to this pin, the CNTR₀ or CNTR₁ interrupt request bit (bit 2 of address 00FD₁₆) is set to "1".

MITSUBISHI MICROCOMPUTERS

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP
 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER





Fig. 17 Block diagram of ports P0, P10—P13

Fig. 18 Block diagram of ports P1₄—P1₇




Fig. 19 Block diagram of ports P2—P4




Fig. 20 Block diagram of port P5 (M37475M2, M37475M4, and M37475M8 do not have this port)

CLOCK GENERATING CIRCUIT

The M37475M2-XXXSP has one internal clock generating circuit and M37476M2-XXXSP/FP has two internal clock generating circuits. Figure 25 shows a block diagram of the clock generating circuits. Normally, the frequency applied to the clock input pin X_{IN} divided by two is used as the internal clock ϕ . Bit 7 of CPU mode register can be used to switch the internal clock ϕ to 1/2 the frequency applied to the clock input pin X_{CIN} in the M37476M2-XXXSP/FP.

Figure 21, 22 show a circuit example using a ceramic (or crystal) oscillator. Use the manufacturer's recommended values for constants such as capacitance which will differ depending on each oscillator. When using an external clock signal, input from the X_{IN} (X_{CIN}) pin and leave the X_{OUT} (X_{COUT}) pin open. A circuit example is shown in Figure 23, 24.

The M37475M2-XXXSP and M37476M2-XXXSP/FP have two low power dissipation modes; stop and wait. The microcomputer enters a stop mode when the STP instruction is executed. The oscillator (both X_{IN} clock and X_{CIN} clock) stops with the internal clock ϕ held at "H" level. In this case timer 3 and timer 4 are forcibly connected and FF_{16} is automatically set in timer 3 and 07_{16} in timer 4.

Although oscillation is restarted when an external interrupt is accepted, the internal clock ϕ remains in the "H" state until timer 4 overflows. In other words, the internal clock ϕ is not supplied until timer 4 overflows. This is because when a ceramic or similar other oscillator is used, a finite time is required until stable oscillation is obtained after restart.

The microcomputer enters an wait mode when the WIT instruction is executed. The internal clock ϕ stops at "H" level, but the oscillator does not stop. ϕ is re-supplied (wait mode release) when the microcomputer receives an interrupt.

Instructions can be executed immediately because the oscillator is not stopped. The interrupt enable bit of the interrupt used to reset the wait mode or the stop mode must be set to "1" before executing the WIT or the STP instruction.

Low power dissipation operation is also achieved when the X_{IN} clock is stopped and the internal clock ϕ is generated from the X_{CIN} clock (30 μ A typ. at $f(X_{CIN})=32$ kHz). This operation is only M37476M2-XXXSP/FP. X_{IN} clock oscillation is stopped when the bit 6 of CPU mode register is set and restarted when it is cleared. However, the wait time until the oscillation stabilizes must be generated with a program when restarting. Figure 27 shows the transition of states for the system clock.




Fig. 21 Example of ceramic resonator circuit (M37475)




Fig. 22 Example of ceramic resonator circuit (M37476)




Fig. 23 External clock input circuit (M37475)




Fig. 24 External clock input circuit (M37476)

MITSUBISHI(MICMPTR/MIPRC)

MITSUBISHI MICROCOMPUTERS

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Fig. 25 Block diagram of clock generating circuit




Fig. 26 Structure of CPU mode register

MITSUBISHI MICROCOMPUTERS
M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

MITSUBISHI (MICMPTR/MIPRC) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER





Fig. 27 Transition of states for the system clock.

MITSUBISHI MICROCOMPUTERS

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


<An example of flow for system>



MITSUBISHI MICROCOMPUTERS

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



PROGRAMMING NOTES

- (1) The frequency ratio of the timer is $1/(n+1)$.
- (2) Even though the BBC and BBS instructions are executed after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle must be used (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as an NOP) is needed before the SEC, CLC, or CLD instructions are executed.
- (4) An NOP instruction must be used after the execution of a PLP instruction.
- (5) During A-D conversion, don't use STP instruction.
- (6) In the M37475M2, M37475M4, and M37475M8, set bit 0, bit 1, and bit 3—bit 7 to "0" of the CPU mode register.
- (7) Multiply/Divide instructions
 1. The MUL and DIV instructions are not affected by the T and D flags.
 2. The contents of the processor status register are unaffected by multiply or divide instructions.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) mask ROM confirmation form
- (2) mask specification form
- (3) ROM data EPROM 3 sets

MITSUBISHI MICROCOMPUTERS

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

M37475M2-XXXSP, M37475M4-XXXSP, M37475M8-XXXSP
ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		-0.3 to 7	V
V_I	Input voltage X_{IN}	With respect to V_{SS} Output transistors are at "OFF" state.	-0.3 to $V_{CC}+0.3$	V
V_I	Input voltage $P_0-P_7, P_{10}-P_{17}, P_{20}-P_{23},$ $P_{30}-P_{33}, P_{40}, P_{41}, V_{REF}, \overline{RESET}$		-0.3 to $V_{CC}+0.3$	V
V_O	Output voltage $P_0-P_7, P_{10}-P_{17}, P_{20}-P_{23}, P_{40}, P_{41},$ X_{OUT}		-0.3 to $V_{CC}+0.3$	V
P_d	Power dissipation	$T_A = 25^\circ\text{C}$	1000	mW
T_{opr}	Operating temperature		-20 to 85	$^\circ\text{C}$
T_{stg}	Storage temperature		-40 to 150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS

($V_{CC}=2.7$ to 5.5V , $V_{SS}=0\text{V}$, $T_A=-20$ to 85°C unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V_{CC}	Supply voltage	2.7	5	5.5	V
V_{SS}	Supply voltage		0		V
V_{IH}	"H" Input voltage $P_0-P_7, P_{10}-P_{17}, P_{30}-P_{33},$ $\overline{RESET}, X_{IN}$	0.8 V_{CC}		V_{CC}	V
V_{IH}	"H" Input voltage $P_{20}-P_{23}, P_{40}, P_{41}$	0.7 V_{CC}		V_{CC}	V
V_{IL}	"L" Input voltage $P_0-P_7, P_{10}-P_{17}, P_{30}-P_{33}$	0		0.2 V_{CC}	V
V_{IL}	"L" Input voltage $P_{20}-P_{23}, P_{40}, P_{41}$	0		0.25 V_{CC}	V
V_{IL}	"L" Input voltage $\overline{RESET}$	0		0.12 V_{CC}	V
V_{IL}	"L" Input voltage X_{IN}	0		0.16 V_{CC}	V
$I_{OH}(\text{sum})$	"H" sum output current P_0-P_7, P_{40}, P_{41}			-30	mA
$I_{OH}(\text{sum})$	"H" sum output current $P_{10}-P_{17}, P_{20}-P_{23}$			-30	mA
$I_{OL}(\text{sum})$	"L" sum output current P_0-P_7, P_{40}, P_{41}			60	mA
$I_{OL}(\text{sum})$	"L" sum output current $P_{10}-P_{17}, P_{20}-P_{23}$			60	mA
$I_{OH}(\text{peak})$	"H" peak output current $P_0-P_7, P_{10}-P_{17},$ $P_{20}-P_{23}, P_{40}, P_{41}$			-10	mA
$I_{OL}(\text{peak})$	"L" peak output current $P_0-P_7, P_{10}-P_{17},$ $P_{20}-P_{23}, P_{40}, P_{41}$			20	mA
$I_{OH}(\text{avg})$	"H" average output current $P_0-P_7, P_{10}-P_{17},$ $P_{20}-P_{23}, P_{40}, P_{41}$ (Note 2)			-5	mA
$I_{OL}(\text{avg})$	"L" average output current $P_0-P_7, P_{10}-P_{17},$ $P_{20}-P_{23}, P_{40}, P_{41}$ (Note 2)			10	mA
$f(\text{CNTR})$	Timer input frequency $\text{CNTR}_0 (P_3), \text{CNTR}_1 (P_3)$ (Note 1)			1	MHz
$f(\text{CLK})$	Serial I/O clock input frequency $\text{CLK} (P_{18})$ (Note 1)			1	MHz
$f(X_{IN})$	Clock input oscillating frequency (Note 1)			4	MHz

Note 1 : Oscillation frequency is at 50% duty cycle.

2 : The average output current $I_{OH}(\text{avg})$ and $I_{OL}(\text{avg})$ are the average value during a 100ms.

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M37475M2-XXXSP, M37475M4-XXXSP, M37475M8-XXXSP
ELECTRICAL CHARACTERISTICS ($V_{CC}=2.7$ to $5.5V$, $V_{SS}=0V$, $T_A=-20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test Conditions	Limits			Unit
			Min.	Typ.	Max.	
V_{OH}	"H" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_3$, $P4_0$, $P4_1$	$V_{CC}=5V$, $I_{OH}=-5mA$ $V_{CC}=3V$, $I_{OH}=-1.5mA$	3			V
V_{OL}	"L" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_3$, $P4_0$, $P4_1$	$V_{CC}=5V$, $I_{OL}=10mA$ $V_{CC}=3V$, $I_{OL}=3mA$			2	V
$V_{T+}-V_{T-}$	Hysteresis $P0_0-P0_7$, $P3_0-P3_3$	$V_{CC}=5V$ $V_{CC}=3V$		0.5		V
$V_{T+}-V_{T-}$	Hysteresis $\overline{RESET}$	$V_{CC}=5V$ $V_{CC}=3V$		0.5		V
$V_{T+}-V_{T-}$	Hysteresis $P1_8/CLK$	use as CLK input $V_{CC}=5V$ $V_{CC}=3V$		0.5		V
I_{IL}	"L" input current $P0_0-P0_7$, $P1_0-P1_7$, $P3_0-P3_3$, $P4_0$, $P4_1$	$V_i=0V$, not use pull-up transistor			-5	μA
		$V_i=0V$, use pull-up transistor	-0.25	-0.5	-1.0	mA
I_{IL}	"L" input current $P3_3$	$V_i=0V$ $V_{CC}=5V$			-5	μA
		$V_{CC}=3V$			-3	μA
I_{IL}	"L" input current $P2_0-P2_3$	$V_i=0V$, not use as analog input, not use pull-up transistor			-5	μA
		$V_i=0V$, not use as analog input, use pull-up transistor	-0.25	-0.5	-1.0	mA
I_{IL}	"L" input current $\overline{RESET}$, X_{IN}	$V_i=0V$ (X_{IN} is at stop mode)			-5	μA
		$V_{CC}=3V$			-3	μA
I_{IH}	"H" input current $P0_0-P0_7$, $P1_0-P1_7$, $P3_0-P3_3$, $P4_0$, $P4_1$	$V_i=V_{CC}$, not use pull-up transistor			5	μA
		$V_{CC}=3V$			3	μA
I_{IH}	"H" input current $P3_3$	$V_i=V_{CC}$ $V_{CC}=5V$			5	μA
		$V_{CC}=3V$			3	μA
I_{IH}	"H" input current $P2_0-P2_3$	$V_i=V_{CC}$, not use as analog input, not use pull-up transistor			5	μA
		$V_{CC}=3V$			3	μA
I_{IH}	"H" input current $\overline{RESET}$, X_{IN}	$V_i=V_{CC}$, (X_{IN} is at stop mode)			5	μA
		$V_{CC}=3V$			3	μA
I_{CC}	Supply current	At normal operation, A-D conversion is not executed				mA
		$V_{CC}=5V$		3.5	7	
		$V_{CC}=3V$		1.8	3.6	
		At normal operation, A-D conversion is executed				
		$V_{CC}=5V$		4	8	mA
		$V_{CC}=3V$		2	4	
I_{CC}	At wait mode, $X_{IN}=4MHz$	$V_{CC}=5V$		1	2	μA
		$V_{CC}=3V$		0.5	1	
I_{CC}	Stop all oscillation	$T_A=25^\circ C$		0.1	1	μA
		$T_A=85^\circ C$		1	10	
V_{RAM}	RAM retention voltage	Stop all oscillation	2			V

A-D CONVERTER CHARACTERISTICS ($V_{CC}=2.7$ to $5.5V$, $V_{SS}=0V$, $T_A=-20$ to $85^\circ C$, $f(X_{IN})=4MHz$, unless otherwise noted)

Symbol	Parameter	Test Conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution				8	bits
—	Non-linearity error				± 2	LSB
—	Differential non-linearity error				± 0.9	LSB
V_{OT}	Zero transition error	$V_{CC}=V_{REF}=5.12V$, $I_{OL(sum)}=0mA$			2	LSB
		$V_{CC}=V_{REF}=3.072V$, $I_{OL(sum)}=0mA$			3	
V_{FST}	Full-scale transition error	$V_{CC}=V_{REF}=5.12V$			4	LSB
		$V_{CC}=V_{REF}=3.072V$			7	
t_{CONV}	Conversion time				25	μs
V_{VREF}	Reference input voltage		$0.5V_{CC}$		V_{CC}	V
R_{LADDER}	Ladder resistance value		2	5	10	k Ω
V_{IA}	Analog input voltage		0		V_{REF}	V

M37476M2-XXXSP/FP, M37476M4-XXXSP/FP, M37476M8-XXXSP/FP
ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		-0.3 to 7	V
V_I	Input voltage X_{IN}		-0.3 to $V_{CC}+0.3$	V
V_I	Input voltage $P_0-P_7, P_1-P_7, P_2-P_7,$ $P_3-P_3, P_4-P_4, P_5-P_5,$ $V_{REF}, RESET$	With respect to V_{SS} Output transistors are at "OFF" state.	-0.3 to $V_{CC}+0.3$	V
V_O	Output voltage $P_0-P_7, P_1-P_7, P_2-P_7, P_4-P_4,$ X_{OUT}		-0.3 to $V_{CC}+0.3$	V
P_d	Power dissipation	$T_a = 25^\circ C$	1000 (Note 1)	mW
T_{opr}	Operating temperature		-20 to 85	$^\circ C$
T_{stg}	Storage temperature		-40 to 150	$^\circ C$

Note 1 : 500mW for M37476M2/M4/M8-XXXFP.

RECOMMENDED OPERATING CONDITIONS

($V_{CC}=2.7$ to 5.5V, $V_{SS}=AV_{SS}=0V$, $T_a=-20$ to $85^\circ C$ unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V_{CC}	Supply voltage	2.7	5	5.5	V
V_{SS}	Supply voltage		0		V
AV_{SS}	Analog supply voltage		0		V
V_{IH}	"H" input voltage $P_0-P_7, P_1-P_7, P_3-P_3,$ $RESET, X_{IN}$	0.8 V_{CC}		V_{CC}	V
V_{IH}	"H" input voltage $P_2-P_7, P_4-P_4, P_5-P_5$ (Note 1)	0.7 V_{CC}		V_{CC}	V
V_{IL}	"L" input voltage $P_0-P_7, P_1-P_7, P_3-P_3$	0		0.2 V_{CC}	V
V_{IL}	"L" input voltage $P_2-P_7, P_4-P_4, P_5-P_5$ (Note 1)	0		0.25 V_{CC}	V
V_{IL}	"L" input voltage $RESET$	0		0.12 V_{CC}	V
V_{IL}	"L" input voltage X_{IN}	0		0.16 V_{CC}	V
$I_{OH(sum)}$	"H" sum output current P_0-P_7, P_4-P_4			-30	mA
$I_{OH(sum)}$	"H" sum output current P_1-P_7, P_2-P_7			-30	mA
$I_{OL(sum)}$	"L" sum output current P_0-P_7, P_4-P_4			60	mA
$I_{OL(sum)}$	"L" sum output current P_1-P_7, P_2-P_7			60	mA
$I_{OH(peak)}$	"H" peak output current $P_0-P_7, P_1-P_7,$ P_2-P_7, P_4-P_4			-10	mA
$I_{OL(peak)}$	"L" peak output current $P_0-P_7, P_1-P_7,$ P_2-P_7, P_4-P_4			20	mA
$I_{OH(avg)}$	"H" average output current $P_0-P_7, P_1-P_7,$ P_2-P_7, P_4-P_4 (Note 2)			-5	mA
$I_{OL(avg)}$	"L" average output current $P_0-P_7, P_1-P_7,$ P_2-P_7, P_4-P_4 (Note 2)			10	mA
$f_{(CNTR)}$	Timer input frequency $CNTR_0$ (P_3), $CNTR_1$ (P_3) (Note 3)			1	MHz
$f_{(CLK)}$	Serial I/O clock input frequency CLK (P_1) (Note 3)			1	MHz
$f(X_{IN})$	Clock oscillating frequency (Note 3)			4	MHz
$f(X_{CIN})$	Clock oscillating frequency for clock function (Note 3, 4)		32	50	kHz

Note 1 : It is except to use P_5 as X_{CIN} .

2 : The average output current $I_{OH(avg)}$ and $I_{OL(avg)}$ are the average value during a 100ms.

3 : Oscillation frequency is at 50% duty cycle.

4 : When used in the low-speed mode, the clock oscillating frequency for clock function should be $f(X_{CIN}) < f(X_{IN})/3$.

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

M37476M2-XXXSP/FP, M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

ELECTRICAL CHARACTERISTICS ($V_{CC}=2.7$ to $5.5V$, $V_{SS}=AV_{SS}=0V$, $T_A=-20$ to $85^\circ C$, unless otherwise noted)

Symbol	Parameter	Test Conditions		Limits			Unit
				Min.	Typ.	Max.	
V_{OH}	"H" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P4_0-P4_3$	$V_{CC}=5V$, $I_{OH}=-5mA$	3			V	
		$V_{CC}=3V$, $I_{OH}=-1.5mA$	2				
V_{OL}	"L" output voltage $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P4_0-P4_3$	$V_{CC}=5V$, $I_{OL}=10mA$			2	V	
		$V_{CC}=3V$, $I_{OL}=3mA$			1		
$V_{T+}-V_{T-}$	Hysteresis $P0_0-P0_7$, $P3_0-P3_3$	$V_{CC}=5V$		0.5		V	
		$V_{CC}=3V$		0.3			
$V_{T+}-V_{T-}$	Hysteresis $\overline{RESET}$	$V_{CC}=5V$		0.5		V	
		$V_{CC}=3V$		0.3			
$V_{T+}-V_{T-}$	Hysteresis $P1_6/CLK$	use as CLK input	$V_{CC}=5V$	0.5		V	
I_{IL}	"L" input current $P0_0-P0_7$, $P1_0-P1_7$, $P3_0-P3_3$, $P4_0-P4_3$, $P5_0-P5_3$	$V_i=0V$, not use pull-up transistor	$V_{CC}=5V$		-5	μA	
			$V_{CC}=3V$		-3		
		$V_i=0V$, use pull-up transistor	$V_{CC}=5V$	-0.25	-0.5	-1.0	mA
			$V_{CC}=3V$	-0.08	-0.18	-0.35	
I_{IL}	"L" input current $P3_3$	$V_i=0V$	$V_{CC}=5V$		-5	μA	
			$V_{CC}=3V$		-3		
I_{IL}	"L" input current $P2_0-P2_7$	$V_i=0V$, not use as analog input, not use pull-up transistor	$V_{CC}=5V$		-5	μA	
			$V_{CC}=3V$		-3		
		$V_i=0V$, not use as analog input, use pull-up transistor	$V_{CC}=5V$	-0.25	-0.5	-1.0	mA
			$V_{CC}=3V$	-0.08	-0.18	-0.35	
I_{IL}	"L" input current $\overline{RESET}$, X_{IN}	$V_i=0V$	$V_{CC}=5V$		-5	μA	
		(X_{IN} is at stop mode)	$V_{CC}=3V$		-3		
I_{IH}	"H" input current $P0_0-P0_7$, $P1_0-P1_7$, $P3_0-P3_3$, $P4_0-P4_3$, $P5_0-P5_3$	$V_i=V_{CC}$, not use pull-up transistor	$V_{CC}=5V$		5	μA	
			$V_{CC}=3V$		3		
I_{IH}	"H" input current $P3_3$	$V_i=V_{CC}$	$V_{CC}=5V$		5	μA	
			$V_{CC}=3V$		3		
I_{IH}	"H" input current $P2_0-P2_7$	$V_i=V_{CC}$, not use as analog input, not use pull-up transistor	$V_{CC}=5V$		5	μA	
			$V_{CC}=3V$		3		
I_{IH}	"H" input current $\overline{RESET}$, X_{IN}	$V_i=V_{CC}$, (X_{IN} is at stop mode)	$V_{CC}=5V$		5	μA	
			$V_{CC}=3V$		3		
I_{CC}	Supply current	At normal operation, A-D conversion is not executed $X_{IN}=4MHz$	$V_{CC}=5V$	3.5	7	mA	
			$V_{CC}=3V$	1.8	3.6		
		At normal operation, A-D conversion is executed $X_{IN}=4MHz$	$V_{CC}=5V$	4	8		
			$V_{CC}=3V$	2	4		
		At low-speed mode, X_{COUT} is low-power mode, A-D conversion is not executed $X_{IN}=0Hz$, $X_{CIN}=32kHz$, $T_a=25^{\circ}C$	$V_{CC}=5V$	30	80	μA	
			$V_{CC}=3V$	15	40		
		At wait mode, $X_{IN}=4MHz$	$V_{CC}=5V$	1	2	mA	
			$V_{CC}=3V$	0.5	1		
		At wait mode, $X_{IN}=0Hz$, $X_{CIN}=32kHz$, X_{COUT} is low-power mode, $T_a=25^{\circ}C$	$V_{CC}=5V$	3	12	μA	
			$V_{CC}=3V$	2	8		
V_{RAM}	RAM retention voltage	Stop all oscillation	$T_a=25^{\circ}C$	0.1	1	V	
			$V_{CC}=5V$	$T_a=85^{\circ}C$	1		10

A-D CONVERTER CHARACTERISTICS ($V_{CC}=2.7$ to $5.5V$, $V_{SS}=AV_{SS}=0V$, $T_a=-20$ to $85^\circ C$, $f(X_{IN})=4MHz$, unless otherwise noted)


Symbol	Parameter	Test Conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution				8	bits
—	Non-linearity error				± 2	LSB
—	Differential non-linearity error				± 0.9	LSB
V_{OT}	Zero transition error	$V_{CC}=V_{REF}=5.12V$, $I_{OL(sum)}=0mA$			2	LSB
		$V_{CC}=V_{REF}=3.072V$, $I_{OL(sum)}=0mA$			3	
V_{FST}	Full-scale transition error	$V_{CC}=V_{REF}=5.12V$			4	LSB
		$V_{CC}=V_{REF}=3.072V$			7	
t_{CONV}	Conversion time				25	μs
V_{VREF}	Reference input voltage		$0.5V_{CC}$		V_{CC}	V
R_{LADDER}	Ladder resistance value		2	5	10	k Ω
V_{IA}	Analog input voltage		0		V_{REF}	V

M37475M2-XXXSP, M37475M4-XXXSP
M37475M8-XXXSP, M37476M2-XXXSP/FP
M37476M4-XXXSP/FP, M37476M8-XXXSP/FP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


32P4B

Plastic 32pin 400mil SDIP



42P4B

Plastic 42pin 600mil SDIP



M37475M2-XXXSP, M37475M4-XXXSP
 M37475M8-XXXSP, M37476M2-XXXSP/FP
 M37476M4-XXXSP/FP, M37476M8-XXXSP/FP





SINGLE CHIP 8-BIT CMOS MICROCOMPUTER

56P6N-A

Plastic 56pin 10X14mm body QFP

EIAJ Package Code	JEDEC Code	Weight(g)
*QFP056-P-1014	-	0.79

Scale: 2.5:1



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	3.05
A1	0	0.1	0.2
A2	-	2.8	-
b	0.3	0.35	0.45
c	0.13	0.15	0.2
D	9.8	10.0	10.2
E	13.8	14.0	14.2
e	-	0.8	-
HD	12.5	12.8	13.1
HE	16.5	16.8	17.1
L	0.4	0.6	0.8
L1	-	1.4	-
y	-	-	0.1
theta	0	-	10
b2	-	0.5	-
l2	-	1.3	-
M1	-	10.6	-
M2	-	14.6	-