

## Section 16. Electrical Specifications

### 16.1 Absolute Maximum Ratings

Table 16-1 lists the absolute maximum ratings.

**Table 16-1. Absolute Maximum Ratings (Preliminary)**

Item	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	-0.3 to +7.0	V
Programming voltage	V <sub>PP</sub>	-0.3 to +13.5	V
Input voltage Ports 1 – 6, 8, 9	V <sub>in</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Port 7	V <sub>in</sub>	-0.3 to AV <sub>CC</sub> + 0.3	V
Analog supply voltage	AV <sub>CC</sub>	-0.3 to +7.0	V
Analog input voltage	V <sub>AN</sub>	-0.3 to AV <sub>CC</sub> + 0.3	V
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75 Wide-range specifications: -40 to +85	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Note: Exceeding the absolute maximum ratings shown in table 16-1 can permanently destroy the chip.

### 16.2 Electrical Characteristics

#### 16.2.1 DC Characteristics

Table 16-2 lists the DC characteristics of the 5V version. Table 16-3 lists the DC characteristics of the 3V version. Table 16-4 gives the allowable current output values of the 5V version.

Table 16-5 gives the allowable current output values of the 3V version.

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

**Table 16-2. DC Characteristics (5V Version) (Preliminary)**

Conditions:  $V_{CC} = 5.0V \pm 10\%$ ,  $AV_{CC} = 5.0V \pm 10\%*$ ,  $V_{SS} = AV_{SS} = 0V$ ,

$T_a = -20$  to  $75^{\circ}\text{C}$  (regular specifications),  $T_a = -40$  to  $85^{\circ}\text{C}$  (wide-range specifications)

Item	Symbol	Min	Typ	Max	Unit	Measurement
						conditions
Schmitt trigger	P67 – P62, P60,	VT <sup>-</sup>	1.0	–	–	V
input voltage	P86 – P80,	VT <sup>+</sup>	–	–	$V_{CC} \times 0.7$	V
(1)	P97, P94 – P90	VT <sup>+</sup> – VT <sup>-</sup>	0.4	–	–	V
Input High voltage	RES, STBY, NMI	VIH	$V_{CC} - 0.7$	–	$V_{CC} + 0.3$	V
(2)	MD1, MD0					
	EXTAL					
	P77 – P70		2.0	–	$AV_{CC} + 0.3$	V
Input High voltage	Input pins other than (1) and (2)	VIH	2.0	–	$V_{CC} + 0.3$	V
Input Low voltage	RES, STBY	VIL	–0.3	–	0.5	V
(3)	MD1, MD0					
Input Low voltage	Input pins other than (1) and (3) above	VIL	–0.3	–	0.8	V
Output High voltage	All output pins	VOH	$V_{CC} - 0.5$	–	–	V
			3.5	–	–	V
Output Low voltage	All output pins	VOL	–	–	0.4	V
	Ports 1 and 2		–	–	1.0	V
Input leakage current	RES	I <sub>inl</sub>	–	–	10.0	$\mu\text{A}$
	STBY, NMI,		–	–	1.0	$\mu\text{A}$
	MD1, MD0					
	P77 – P70		–	–	1.0	$\mu\text{A}$
Leakage current in 3-state (off state)	Ports 1, 2, 3 4, 5, 6, 8, 9	I <sub>TSI</sub>	–	–	1.0	$\mu\text{A}$
Input pull-up	Ports 1, 2, 3	-Ip	30	–	250	$\mu\text{A}$
MOS current						$V_{in} = 0V$

Note: \* Connect  $AV_{CC}$  to the power supply (+5V) even when the A/D and D/A converters are not used.

**HITACHI**

Hitachi America, Ltd • Hitachi Plaza • 2000 Sierra Pointe Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

**Table 16-2. DC Characteristics (5V Version) (cont.)**

Conditions:  $V_{CC} = AV_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $75^\circ C$  (regular specifications)  
 $T_a = -40$  to  $85^\circ C$  (wide-range specifications)

Item	Symbol	Min	Typ	Max	Unit	Measurement conditions
Input capacitance	<u><math>\overline{RES}</math> (VPP)</u>	C <sub>in</sub>	—	60	pF	$V_{in} = 0V$
	<u>NMI</u>		—	30	pF	$f = 1MHz$
	All input pins except <u><math>\overline{RES}</math></u> and <u>NMI</u>		—	15	pF	$T_a = 25^\circ C$
Current dissipation* <sup>1</sup>	Normal operation	I <sub>CC</sub>	—	12	mA	$f = 6MHz$
			—	16	mA	$f = 8MHz$
			—	20	mA	$f = 10MHz$
	Sleep mode		—	8	mA	$f = 6MHz$
			—	10	mA	$f = 8MHz$
			—	12	mA	$f = 10MHz$
	Standby modes* <sup>2</sup>		—	0.01	5.0	$\mu A$
Analog supply current	During A/D or D/A conversion	A <sub>ICC</sub>	—	2.0	5.0	mA
	Waiting		—	0.01	5.0	$\mu A$
RAM standby voltage		V <sub>RAM</sub>	2.0	—	—	V

Notes: \*1 Current dissipation values assume that  $V_{IH\ min} = V_{CC} - 0.5V$ ,  $V_{IL\ max} = 0.5V$ , all output pins are in the no-load state, and all input pull-up transistors are off.

\*2 For these values it is assumed that  $V_{RAM} \leq V_{CC} < 4.5V$  and  $V_{IH\ min} = V_{CC} \times 0.9$ ,  $V_{IL\ max} = 0.3V$ .

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

**Table 16-3. DC Characteristics (3V Version) (preliminary)**

Conditions:  $V_{CC} = 3.0V \pm 10\%$ ,  $AV_{CC} = 5.0V \pm 10\%^{*1}$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $70^\circ C$

Item	Symbol	Min	Typ	Max	Unit	Measurement conditions
Schmitt trigger input voltage* <sup>2</sup>	P67 – P62, P60, P86 – P80, P97, P94 – P90	$VT^-$ $VT^+$ $VT^+ - VT^-$	$V_{CC} \times 0.15$ – 0.2	– – –	– $V_{CC} \times 0.7$ –	V V V
(1)						
Input High voltage* <sup>2</sup>	RES, STBY MD1, MD0 EXTAL, NMI	VIH	$V_{CC} \times 0.9$	–	$V_{CC} + 0.3$	V
(2)	P77 – P70		$V_{CC} \times 0.7$	–	$AV_{CC} + 0.3$	V
Input pins other than (1) and (2) above			$V_{CC} \times 0.7$	–	$V_{CC} + 0.3$	V
Input Low voltage* <sup>2</sup>	RES, STBY MD1, MD0	VIL	–0.3	–	$V_{CC} \times 0.1$	V
(3)	Input pins other than (1) and (3) above		–0.3	–	$V_{CC} \times 0.15$	V
Output High voltage	All output pins	VOH	$V_{CC} - 0.4$ $V_{CC} - 0.9$	– –	– –	V
Output Low voltage	All output pins Ports 1 and 2	VOL	– –	– –	0.4 0.4	V
Input leakage current	RES STBY, NMI, MD1, MD0 P77 – P70	Iin	– – –	– – –	10.0 1.0 1.0	$\mu A$
						$V_{in} = 0.5$ to $V_{CC} - 0.5V$
Leakage current in 3-state (off state)	Ports 1, 2, 3 4, 5, 6, 8, 9	ITSil	–	–	1.0	$\mu A$
Input pull-up MOS current	Ports 1, 2, 3	-Ip	3	–	120	$\mu A$
						$V_{in} = 5.0V$

Notes: \*1 Connect  $AV_{CC}$  to the power supply (+3V) even when the A/D converter is not used.

\*2 In the range  $3.3V < V_{CC} < 4.5V$ , for the input levels of  $VIH$  and  $VT^+$ , apply the higher of the values given for the 5V and 3V versions. For  $VIL$  and  $VT^-$ , apply the lower of the values given for the 5V and 3V versions.

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

**Table 16-3. DC Characteristics (3V Version) (preliminary) (cont.)**Conditions:  $V_{CC} = 3.0V \pm 10\%$ ,  $AV_{CC} = 5.0V \pm 10\%^{*1}$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $70^{\circ}C$ 

Item	Symbol		Min	Typ	Max	Unit	Measurement conditions
Input capacitance	<u>RES</u>	$C_{in}$	—	—	60	pF	$V_{in} = 0V$
	<u>NMI</u>		—	—	30	pF	$f = 1MHz$
	All input pins except <u>RES</u> and <u>NMI</u>		—	—	15	pF	$T_a = 25^{\circ}C$
Current dissipation <sup>*1</sup>	Normal operation	$I_{CC}$	—	6	—	mA	$f = 3MHz$
			—	10	20	mA	$f = 5MHz$
	Sleep mode		—	4	—	mA	$f = 3MHz$
			—	6	12	mA	$f = 5MHz$
	Standby modes <sup>*2</sup>		—	0.01	5.0	$\mu A$	
Analog supply current	During A/D or D/A conversion	$A_{ICC}$	—	2.0	5.0	mA	
	Waiting		—	0.01	5.0	$\mu A$	
RAM backup voltage (in standby modes)		$V_{RAM}$	2.0	—	—	V	

Notes: \*1 Current dissipation values assume that  $V_{IH\ min} = V_{CC} - 0.5V$ ,  $V_{IL\ max} = 0.5V$ , all output pins are in the no-load state, and all input pull-up transistors are off.

\*2 For these values it is assumed that  $V_{RAM} \leq V_{CC} < 2.7V$  and  $V_{IH\ min} = V_{CC} \times 0.9$ ,  $V_{IL\ max} = 0.3V$ .

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

279

**Table 16-4. Allowable Output Current Sink Values (5V Version) (Preliminary)**

Conditions:  $V_{CC} = AV_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $75^\circ C$  (regular specifications)  
 $T_a = -40$  to  $85^\circ C$  (wide-range specifications)

<b>Item</b>		<b>Symbol</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
Allowable output Low current sink (per pin)	Ports 1 and 2 Other output pins	I <sub>OL</sub>	—	—	10	mA
Allowable output Low current sink (total)	Ports 1 and 2, total Total of all output	$\Sigma I_{OL}$	—	—	80	mA
Allowable output High current sink (per pin)	All output pins	-I <sub>OH</sub>	—	—	2.0	mA
Allowable output High current sink (total)	Total of all output	$\Sigma -I_{OH}$	—	—	40	mA

**Table 16-5. Allowable Output Current Sink Values (3V Version) (Preliminary)**


Conditions:  $V_{CC} = 3.0V \pm 10\%$ ,  $AV_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $75^\circ C$

<b>Item</b>		<b>Symbol</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
Allowable output Low current sink (per pin)	Ports 1 and 2 Other output pins	I <sub>OL</sub>	—	—	2	mA
Allowable output Low current sink (total)	Ports 1 and 2, total Total of all output	$\Sigma I_{OL}$	—	—	40	mA
Allowable output High current sink (per pin)	All output pins	-I <sub>OH</sub>	—	—	2	mA
Allowable output High current sink (total)	Total of all output	$\Sigma -I_{OH}$	—	—	30	mA


Note: To avoid degrading the reliability of the chip, be careful not to exceed the output current sink values in tables 16-4 and 16-5. In particular, when driving a Darlington transistor pair or LED directly, be sure to insert a current-limiting resistor in the output path. See figures 16-1 and 16-2.

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300



**Figure 16-1. Example of Circuit for Driving a Darlington Pair (5V Version)**



**Figure 16-2. Example of Circuit for Driving an LED (5V Version)**

### 16.2.2 AC Characteristics

The AC characteristics are listed in three tables. Bus timing parameters are given in table 16-6, control signal timing parameters in table 16-7, and timing parameters of the on-chip supporting modules in table 16-8.

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

**Table 16-6. Bus Timing (Preliminary)**

Condition A:  $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $\emptyset = 0.5MHz$  to maximum operating frequency,  
 $T_a = -20$  to  $75^{\circ}C$  (regular specifications),  
 $T_a = -40$  to  $85^{\circ}C$  (wide-range specifications)

Condition B:  $V_{CC} = 3.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $\emptyset = 0.5MHz$  to maximum operating frequency,  
 $T_a = -20$  to  $75^{\circ}C$

Item	Symbol	Condition B				Condition A				Measurement		
		5MHz		6MHz		8MHz		10MHz				
		Min	Max	Min	Max	Min	Max	Min	Max	Unit	conditions	
Clock cycle time	t <sub>cyc</sub>	200	2000	166.7	2000	125	2000	100	2000	ns	Fig. 16-4	
Clock pulse width Low	t <sub>CL</sub>	70	-	65	-	45	-	35	-	ns	Fig. 16-4	
Clock pulse width High	t <sub>CH</sub>	70	-	65	-	45	-	35	-	ns	Fig. 16-4	
Clock rise time	t <sub>CR</sub>	-	25	-	15	-	15	-	15	ns	Fig. 16-4	
Clock fall time	t <sub>CF</sub>	-	25	-	15	-	15	-	15	ns	Fig. 16-4	
Address delay time	t <sub>AD</sub>	-	90	-	70	-	60	-	50	ns	Fig. 16-4	
Address hold time	t <sub>AH</sub>	30	-	30	-	25	-	20	-	ns	Fig. 16-4	
Address strobe delay time	t <sub>ASD</sub>	-	80	-	70	-	60	-	40	ns	Fig. 16-4	
Write strobe delay time	t <sub>WSD</sub>	-	80	-	70	-	60	-	50	ns	Fig. 16-4	
Strobe delay time	t <sub>SD</sub>	-	90	-	70	-	60	-	50	ns	Fig. 16-4	
Write strobe pulse width*	t <sub>WSW</sub>	200	-	200	-	150	-	120	-	ns	Fig. 16-4	
Address setup time 1*	t <sub>AS1</sub>	25	-	25	-	20	-	15	-	ns	Fig. 16-4	
Address setup time 2*	t <sub>AS2</sub>	105	-	105	-	80	-	65	-	ns	Fig. 16-4	
Read data setup time	t <sub>RD5</sub>	90	-	70	-	50	-	35	-	ns	Fig. 16-4	
Read data hold time*	t <sub>RDH</sub>	0	-	0	-	0	-	0	-	ns	Fig. 16-4	
Read data access time*	t <sub>ACC</sub>	-	300	-	270	-	210	-	170	ns	Fig. 16-4	
Write data delay time	t <sub>WDD</sub>	-	125	-	85	-	75	-	75	ns	Fig. 16-4	
Write data setup time	t <sub>WDS</sub>	10	-	20	-	10	-	5	-	ns	Fig. 16-4	
Write data hold time	t <sub>WDH</sub>	30	-	30	-	25	-	20	-	ns	Fig. 16-4	
Wait setup time	t <sub>WTS</sub>	60	-	40	-	40	-	40	-	ns	Fig. 16-5	
Wait hold time	t <sub>WTH</sub>	20	-	10	-	10	-	10	-	ns	Fig. 16-5	

Note: \* Values at maximum operating frequency

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

**Table 16-7. Control Signal Timing (Preliminary)**Condition A: V<sub>CC</sub> = 5.0V ±10%, V<sub>SS</sub> = 0V,  $\emptyset$  = 0.5MHz to maximum operating frequency,

Ta = -20 to 75°C (regular specifications),

Ta = -40 to 85°C (wide-range specifications)

Condition B: V<sub>CC</sub> = 3.0V ±10%, V<sub>SS</sub> = 0V,  $\emptyset$  = 0.5MHz to maximum operating frequency,

Ta = -20 to 75°C

Item	Symbol	Condition B				Condition A				Measurement Unit	
		5MHz		6MHz		8MHz		10MHz			
		Min	Max	Min	Max	Min	Max	Min	Max		
RES setup time	t <sub>RESS</sub>	300	-	200	-	200	-	200	-	ns Fig. 16-6	
RES pulse width	t <sub>RESW</sub>	10	-	10	-	10	-	10	-	tcyc Fig. 16-6	
NMI setup time (NMI, $\overline{\text{IRQ}0}$ to $\overline{\text{IRQ}7}$ )	t <sub>NMIS</sub>	300	-	150	-	150	-	150	-	ns Fig. 16-7	
NMI hold time (NMI, $\overline{\text{IRQ}0}$ to $\overline{\text{IRQ}7}$ )	t <sub>NMH</sub>	10	-	10	-	10	-	10	-	ns Fig. 16-7	
Interrupt pulse width for recovery from soft- ware standby mode (NMI, $\overline{\text{IRQ}0}$ to $\overline{\text{IRQ}2}$ )	t <sub>NMW</sub>	300	-	200	-	200	-	200	-	ns Fig. 16-7	
Crystal oscillator settling time (reset)	t <sub>osc1</sub>	20	-	20	-	20	-	20	-	ms Fig. 16-8	
Crystal oscillator settling time (software standby)	t <sub>osc2</sub>	10	-	10	-	10	-	10	-	ms Fig. 16-9	

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

**Table 16-8. Timing Conditions of On-Chip Supporting Modules (Preliminary)**

Condition A: V<sub>CC</sub> = 5.0V ±10%, V<sub>SS</sub> = 0V, Ø = 0.5MHz to maximum operating frequency,  
 Ta = -20 to 75°C (regular specifications),  
 Ta = -40 to 85°C (wide-range specifications)

Condition B: V<sub>CC</sub> = 3.0V ±10%, V<sub>SS</sub> = 0V, Ø = 0.5MHz to maximum operating frequency,  
 Ta = -20 to 75°C

Item	Symbol	Condition B				Condition A				Measurement			
		5MHz		6MHz		8MHz		10MHz					
		Min	Max	Min	Max	Min	Max	Min	Max				
FRT	Timer output delay time	t <sub>FTOD</sub>	-	150	-	100	-	100	-	100	ns Fig. 16-10		
	Timer input setup time	t <sub>FTIS</sub>	80	-	50	-	50	-	50	-	ns Fig. 16-10		
	Timer clock input setup time	t <sub>FTCS</sub>	80	-	50	-	50	-	50	-	ns Fig. 16-11		
	Timer clockpulse width	t <sub>FTCWH</sub>	1.5	-	1.5	-	1.5	-	1.5	-	t <sub>cyc</sub> Fig. 16-11		
		t <sub>FTCWL</sub>											
TMR	Timer output delay time	t <sub>TMOD</sub>	-	150	-	100	-	100	-	100	ns Fig. 16-12		
	Timer reset input setup time	t <sub>TMRS</sub>	80	-	50	-	50	-	50	-	ns Fig. 16-14		
	Timer clock input setup time	t <sub>TMCS</sub>	80	-	50	-	50	-	50	-	ns Fig. 16-13		
	Timer clock pulse width (single edge)	t <sub>TMCHW</sub>	1.5	-	1.5	-	1.5	-	1.5	-	t <sub>cyc</sub> Fig. 16-13		
	Timer clock pulse width (both edges)	t <sub>TMCHWL</sub>	2.5	-	2.5	-	2.5	-	2.5	-	t <sub>cyc</sub> Fig. 16-13		
PWM	Timer output delay time	t <sub>PWOD</sub>	-	150	-	100	-	100	-	100	ns Fig. 16-15		
SCI	Input clock cycle (Async)	t <sub>syc</sub>	2	-	2	-	2	-	2	-	t <sub>cyc</sub> Fig. 16-16		
	(Sync)	t <sub>syc</sub>	6	-	6	-	6	-	6	-	t <sub>cyc</sub> Fig. 16-16		
	Transmit data delay time (Sync)	t <sub>TXD</sub>	-	200	-	100	-	100	-	100	ns Fig. 16-16		
	Receive data setup time (Sync)	t <sub>RXS</sub>	150	-	100	-	100	-	100	-	ns Fig. 16-16		
	Receive data hold time (Sync)	t <sub>RXH</sub>	150	-	100	-	100	-	100	-	ns Fig. 16-16		
	Input clock pulse width	t <sub>SCKW</sub>	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>cyc</sub> Fig. 16-17		
Ports	Output data delay time	t <sub>PWD</sub>	-	150	-	100	-	100	-	100	ns Fig. 16-18		
	Input data setup time	t <sub>PRS</sub>	80	-	50	-	50	-	50	-	ns Fig. 16-18		
	Input data hold time	t <sub>PRH</sub>	80	-	50	-	50	-	50	-	ns Fig. 16-18		

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

- Measurement Conditions for AC Characteristics




Figure 16-3. Output Load Circuit

### 16.2.3 A/D Converter Characteristics

Table 16-9 lists the characteristics of the on-chip A/D converter.

Table 16-9. A/D Converter Characteristics (Preliminary)

Condition A:  $V_{CC} = 5.0V \pm 10\%$ ,  $AV_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $\phi = 0.5MHz$  to maximum operating frequency,  $T_a = -20$  to  $75^{\circ}C$  (regular specifications),  
 $T_a = -40$  to  $85^{\circ}C$  (wide-range specifications)

Condition B:  $V_{CC} = 3.0V \pm 10\%$ ,  $AV_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $\phi = 0.5MHz$  to maximum operating frequency,  $T_a = -20$  to  $75^{\circ}C$

Item	Condition B			Condition A			Unit					
	5MHz	6MHz	8MHz	10MHz								
Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit
Resolution	8	8	8	8	8	8	8	8	8	8	8	Bits
Conversion time (single mode)*	—	—	24.4	—	—	20.4	—	—	15.25	—	—	12.2 $\mu s$
Analog input capacitance	—	—	20	—	—	20	—	—	20	—	—	20 pF
Allowable signal source impedance	—	—	10	—	—	10	—	—	10	—	—	10 kΩ
Nonlinearity error	—	—	$\pm 1$	—	—	$\pm 1$	—	—	$\pm 1$	—	—	$\pm 1$ LSB
Offset error	—	—	$\pm 1$	—	—	$\pm 1$	—	—	$\pm 1$	—	—	$\pm 1$ LSB
Full-scale error	—	—	$\pm 1$	—	—	$\pm 1$	—	—	$\pm 1$	—	—	$\pm 1$ LSB
Quantizing error	—	—	$\pm 0.5$	—	—	$\pm 0.5$	—	—	$\pm 0.5$	—	—	$\pm 0.5$ LSB
Absolute accuracy	—	—	$\pm 1.5$	—	—	$\pm 1.5$	—	—	$\pm 1.5$	—	—	$\pm 1.5$ LSB

Note: \* Values at maximum operating frequency

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

#### 16.2.4 D/A Converter Characteristics

Table 16-10 lists the characteristics of the on-chip D/A converter.

**Table 16-10. D/A Converter Characteristics**

Condition A:  $V_{CC} = 5.0V \pm 10\%$ ,  $AV_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $\emptyset = 0.5MHz$  to maximum operating frequency,  $T_a = -20$  to  $75^{\circ}C$  (regular specifications),  
 $T_a = -40$  to  $85^{\circ}C$  (wide-range specifications)

Condition B:  $V_{CC} = 3.0V \pm 10\%$ ,  $AV_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $\emptyset = 0.5MHz$  to maximum operating frequency,  $T_a = -20$  to  $75^{\circ}C$

Item	Condition B			Condition A												Measurement conditions	
	5MHz			6MHz			8MHz			10MHz			Unit				
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max					
Resolution	8	8	8	8	8	8	8	8	8	8	8	8	Bits				
Conversion time	—	—	10.0	—	—	10.0	—	—	10.0	—	—	10.0	μs	30pF load capacitance			
Absolute accuracy	—	±1	±1.5	—	±1	±1.5	—	±1	±1.5	—	±1	±1.5	LSB	2MΩ load resistance			
	—	—	±1	—	—	±1	—	—	±1	—	—	±1	LSB	4MΩ load resistance			

### 16.3 MCU Operational Timing

This section provides the following timing charts:

- |   |                        |
|---|------------------------|
| 16.3.1 Bus Timing                       | Figures 16-4 to 16-5   |
| 16.3.2 Control Signal Timing            | Figures 16-6 to 16-9   |
| 16.3.3 16-Bit Free-Running Timer Timing | Figures 16-10 to 16-11 |
| 16.3.4 8-Bit Timer Timing               | Figures 16-12 to 16-14 |
| 16.3.5 PWM Timer Timing                 | Figure 16-15           |
| 16.3.6 SCI Timing                       | Figures 16-16 to 16-17 |
| 16.3.7 I/O Port Timing                  | Figure 16-18           |

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

### 16.3.1 Bus Timing

#### (1) Basic Bus Cycle (without Wait States) in Expanded Modes





Figure 16-4. Basic Bus Cycle (without Wait States) in Expanded Modes

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


**(2) Basic Bus Cycle (with 1 Wait State) in Expanded Modes**



**Figure 16-5. Basic Bus Cycle (with 1 Wait State) in Expanded Modes**

### 16.3.2 Control Signal Timing

**(1) Reset Input Timing**



**Figure 16-6. Reset Input Timing**

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

## (2) Interrupt Input Timing




Figure 16-7. Interrupt Input Timing

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

### (3) Clock Settling Timing




Figure 16-8. Clock Settling Timing

#### (4) Clock Settling Timing for Recovery from Software Standby Mode




Figure 16-9. Clock Settling Timing for Recovery from Software Standby Mode

#### 16.3.3 16-Bit Free-Running Timer Timing

##### (1) Free-Running Timer Input/Output Timing




Figure 16-10. Free-Running Timer Input/Output Timing

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

## (2) External Clock Input Timing for Free-Running Timer




Figure 16-11. External Clock Input Timing for Free-Running Timer

### 16.3.4 8-Bit Timer Timing

#### (1) 8-Bit Timer Output Timing




Figure 16-12. 8-Bit Timer Output Timing

#### (2) 8-Bit Timer Clock Input Timing




Figure 16-13. 8-Bit Timer Clock Input Timing

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

### (3) 8-Bit Timer Reset Input Timing




Figure 16-14. 8-Bit Timer Reset Input Timing

#### 16.3.5 Pulse Width Modulation Timer Timing




Figure 16-15. PWM Timer Output Timing

#### 16.3.6 Serial Communication Interface Timing

##### (1) SCI Input/Output Timing




Figure 16-16. SCI Input/Output Timing (Synchronous Mode)

**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

## (2) SCI Input Clock Timing




Figure 16-17. SCI Input Clock Timing

### 16.3.7 I/O Port Timing




Figure 16-18. I/O Port Input/Output Timing