

# SN55563A, SN55564A ELECTROLUMINESCENT ROW DRIVERS

D3313, OCTOBER 1989

- Each Device Drives 34 Electrodes
- Selectable Open-Source or Open-Drain Output
- Outputs Rated at 225 V
- Output Current Capability:  
-90 mA to 150 mA
- CMOS-Compatible Inputs
- Very Low Steady-State Power Consumption

## description


The SN55563A and SN55564A are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive the row electrodes of an electroluminescent display. All inputs are CMOS compatible. If the Positive Write input is high, the Q outputs act like open-source outputs and output data is not inverted with respect to input data. If the Positive Write input is low, the Q outputs act like open-drain outputs and output data is inverted with respect to input data. The SN55564A output sequence has been reversed from the SN55563A for ease in printed circuit board layout.

Typically, composite VCC2, VCC3, and VSS signals are externally generated by a high-voltage switching circuit. Serial data is entered into the shift register on the high-to-low transition of the clock input. A high Enable input allows those outputs with a high in their associated register to be turned on, causing the corresponding row to be connected to VCC2 when Positive Write is high or to VSS when Positive Write is low. VCC3 may be tied to VCC2 or held 5 to 15 V above VCC2 for better VOH characteristics. The Serial Output from the shift register may be used to cascade additional devices. This output is not affected by the Enable or Positive Write inputs.

The SN55563A and SN55564A are characterized for operation over the full military operating temperature range of -55°C to 125°C.


## SN55563A . . . FJ PACKAGE

(TOP VIEW)



## SN55564A . . . FJ PACKAGE

(TOP VIEW)



NC -- No internal connection

<sup>†</sup>BIDFET-Bipolar, double-diffused, N-channel and P-channel MOS transistors on the same chip — Patented Process

# SN55563A, SN55564A ELECTROLUMINESCENT ROW DRIVERS

LOAD FUNCTION TABLE

FUNCTION	CONTROL INPUTS			SHIFT REGISTER R1 THRU R34	OUTPUTS	
	CLOCK	ENABLE	POSITIVE WRITE		SERIAL	Q1 THRU Q34
LOAD	↓ No↓	X	X	Load and Shift <sup>†</sup> No Change	R34 R34	Determined by Enable and Positive Write Determined by Enable and Positive Write


<sup>†</sup> Register R34 takes on the state of R33, R33 takes on the state of R32, . . . R2 takes on the state of R1, R1 takes on the state of the data input.

OUTPUT CONTROL FUNCTION TABLE

FUNCTION	CONTROL INPUTS			SHIFT REGISTER CONTENTS Rn FOR R1 THRU R34 (Determined Above)	OUTPUTS	
	CLOCK	ENABLE	POSITIVE WRITE		SERIAL	Q1 THRU Q34
OUTPUT CONTROL	X X X X	L H H X	X H L X	X H H L	R34 R34 R34 R34	High-Impedance H L High-Impedance

H = high, L = low, X = irrelevant, ↓ = high-to-low transition


## logic symbols<sup>‡</sup>




<sup>‡</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN55563A, SN55564A ELECTROLUMINESCENT ROW DRIVERS

**logic diagram (positive logic)**




**schematics of inputs and outputs**



# SN55563A, SN55564A ELECTROLUMINESCENT ROW DRIVERS

## typical operating sequence



<sup>†</sup>HV = high voltage

<sup>‡</sup>V<sub>select</sub> is a voltage level between V<sub>CC2</sub> of the column driver and V<sub>SS</sub>.

**SN55563A, SN55564A**  
**ELECTROLUMINESCENT ROW DRIVERS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, VCC1 (see Note 1) . . . . .	15 V
Supply voltage, VCC2 . . . . .	230 V
Supply voltage, VCC3 . . . . .	230 V
Supply voltage, VSS . . . . .	-230 V
Input voltage . . . . .	-0.3 V to VCC1 + 0.3 V
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2) . . . . .	1825 mW
Operating free-air temperature range . . . . .	-55°C to 125°C
Storage temperature range . . . . .	-65°C to 150°C
Case temperature for 10 seconds . . . . .	260°C

NOTES: 1. Voltage values are with respect to VSS.

2. For operation above 25°C free-air temperature, derate 365 mW at 125°C at the rate of 14.6 mW/°C.

**recommended operating conditions (see Figure 1 and Figure 2)**

	MIN	NOM	MAX	UNIT
Supply voltage, VCC1	10.8	12	13.2	V
Supply voltage, VCC2	VCC3 - 15	VCC3	V	
Supply voltage, VCC3	0	225	V	
Supply voltage, VSS	0	-225	V	
High-level input voltage, VIH	0.75VCC1	VCC1 + 0.3	V	
Low-level input voltage, Vil <sup>†</sup>	-0.3	0.25VCC1	V	
High-level output current, IOH		-90	mA	
Low-level output current, IOL		150	mA	
Output clamp current, IOK		±150	mA	
Clock frequency, fclock		1	MHz	
Pulse duration, Clock high or low, twCLK	125			ns
Setup time, data high or low before clock <sup>†</sup> , tsu1	100			ns
Setup time, Clock low before VCC2↑ or VSS↑, tsu2	300 <sup>‡</sup>			ns
Setup time, Enable high before VCC2↑ or VSS↑, tsu3	300 <sup>‡</sup>			ns
Setup time, Positive Write high or low before VCC2↑ or VSS↑, tsu4	300 <sup>‡</sup>			ns
Hold time, data high or low after clock <sup>†</sup> , th1	100			ns
Hold time, Clock high after VCC2↑ or VSS↑, th2	300 <sup>‡</sup>			ns
Hold time, Enable high after VCC2↑ or VSS↑, th3	0 <sup>‡</sup>			ns
Hold time, Positive Write after VCC2↑ or VSS↑, th4	0 <sup>‡</sup>			ns
Hold time, Enable low between successive VCC2↑, th5	12 <sup>‡</sup>			μs
Hold time, Enable low between successive VSS↑, th6	300 <sup>‡</sup>			ns
Operating free-air temperature, TA	-55	125		°C

<sup>†</sup>The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

<sup>‡</sup>These minimum recommendations are not tested during manufacturing. Performance is dependent on application voltage and temperature and must be validated by the user.

# SN55563A, SN55564A ELECTROLUMINESCENT ROW DRIVERS

electrical characteristics over recommended operating ranges of VCC1 and free-air temperature range,  
 $V_{CC2} = 225\text{ V}$ ,  $V_{CC3} = 225\text{ V}$ ,  $V_{SS} = 0$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$I_{O(\text{off})}$	Off-state Q output current	$V_O = 225\text{ V}$		150	
		$V_O = 0$		-150	$\mu\text{A}$
$V_{OH}$ High-level output voltage	Q outputs	$I_O = -70\text{ mA}$ , $V_{CC1} = 12\text{ V}$	$V_{CC2} = 40$		V
		$I_O = -90\text{ mA}$ , $V_{CC1} = 12\text{ V}$	$V_{CC2} = 45$		
	Serial Out	$I_O = -100\text{ }\mu\text{A}$ , $V_{CC1} = 12\text{ V}$	10.5		
$V_{OL}$ Low-level output voltage	Q outputs	$I_O = 150\text{ mA}$	30		V
		$I_O = 100\text{ }\mu\text{A}$	1		
$I_{IH}$	High-level input current	$V_{IH} = V_{CC1}$	100		$\mu\text{A}$
$I_{IL}$	Low-level input current	$V_{IL} = 0$	-100		$\mu\text{A}$
$I_{CC1}$	Supply current from $V_{CC1}$	One Q output high	4		$\text{mA}$
		All Q outputs low or high impedance	2		$\text{mA}$
$I_{CC3}$	Supply current from $V_{CC3}^{\dagger}$	One Q output high, $V_{CC1} = 12\text{ V}$	10		$\text{mA}$
		All Q outputs low or high impedance, $V_{CC1} = 12\text{ V}$	200		$\mu\text{A}$

switching characteristics over recommended operating range of  $V_{CC1}$ ,  $TA = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{PLH}$	$C_L = 50\text{ pF}$ to $V_{SS}$ . See Figures 3 and 4		400	ns
$t_{PHL}$			400	ns

$\dagger I_{CC3}$  is measured with  $V_{CC2}$  and  $V_{CC3}$  shorted together.

## PARAMETER MEASUREMENT INFORMATION






FIGURE 1. INPUT TIMING VOLTAGE WAVEFORMS

**PARAMETER MEASUREMENT INFORMATION**




<sup>†</sup>Timing waveforms are with respect to VCC2 or VSS, as appropriate.

**FIGURE 2. CONTROL INPUT TIMING VOLTAGE WAVEFORMS**



**FIGURE 3. VOLTAGE WAVEFORMS FOR PROPAGATION DELAY TIMES, CLOCK TO DATA OUT**



<sup>†</sup> $C_L$  includes probe and jig capacitance.

**FIGURE 4. LOAD CIRCUIT**