









TLV3601, TLV3602, TLV3603, TLV3603E SNOSDB1E - JUNE 2021 - REVISED APRIL 2023

# TLV360x 325 MHz High-Speed Comparators with 2.5 ns Propagation Delay

#### 1 Features

- Fast propagation delay: 2.5 ns
- Low overdrive dispersion: 600 ps
- High toggle frequency: 325 MHz
- Narrow pulse width detection capability: 1.25 ns
- Push-pull output
- Wide supply range: 2.4 V to 5.5 V
- Input common-mode range extends 200 mV beyond both rails
- Low input offset voltage: ±5 mV
- Known startup condition at output
- TLV3603(E) specific features:
  - Adjustable hysteresis control pin
  - Latch function
- TLV3603E extended operating temperature
  - –55°C to 125°C
- Packages: TLV3601 (SC70-5), (SOT23-5), TLV3603(E) (SC70-6),

TLV3602 (VSSOP-8), (WSON-8)

- **Functional Safety Capable** 
  - Documentation available to aid functional safety system design [TLV3601/2]
  - Documentation available to aid functional safety system design [TLV3603]

# 2 Applications

- · Laser distance meter
- Clock and data recovery
- High speed trigger function in oscilloscope and logic analyzer
- Distance sensing in LIDAR
- Drone vision
- High speed differential line receiver

### 3 Description

The TLV360x are a family of 325 MHz, high-speed comparators with rail-to-rail inputs and a propagation delay of 2.5 ns. The combination of fast response and wide operating voltage range make the comparators suitable for narrow signal pulse detection and data and clock recovery applications in LIDAR, range finders, and line receivers.


The push-pull (single-ended ) outputs of the TLV360x family simplify and save cost on board-to-board wiring for I/O interfaces while reducing power consumption when compared to alternative high-speed differential output comparators. They can directly interface most prevailing digital controllers and IO expanders in the downstream circuit.

The TLV3601 is available in 5-pin SC70 and SOT23 packages which makes it well suited for space constrained equipment that benefit from the comparators fast response time. TLV3603(E) are packaged in a 6-pin SC70 package and maintain the same speed and size as TLV3601 while offering the additional features of adjustable hysteresis control and latch capability. The TLV3602 is a dual channel version of the TLV3601 and is packaged in 8-pin VSSOP and WSON packages.


#### **Device Information**

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
TI \ /2004	SC70 (5)	1.25 mm × 2.00 mm
TLV3601	SOT-23 (5)	2.90 mm × 1.60 mm
TLV3603(E)	SC70 (6)	1.25 mm × 2.00 mm
TLV3602	VSSOP (8)	3.00 mm × 3.00 mm
1643002	WSON (8) (Preview)	2.00 mm × 2.00 mm

For all available packages, see the orderable addendum at (1) the end of the data sheet.



**TLV3603 Application Circuit** 





# **Table of Contents**

1 Features		7.4 Device Functional Modes	
2 Applications	1	8 Application and Implementation	<mark>21</mark>
3 Description		8.1 Application Information	
4 Revision History		8.2 Typical Application	
5 Pin Configuration and Functions	3	9 Power Supply Recommendations	26
6 Specifications	5	10 Layout	
6.1 Absolute Maximum Ratings	5	10.1 Layout Guidelines	<mark>27</mark>
6.2 ESD Ratings	5	10.2 Layout Example	<mark>27</mark>
6.3 Recommended Operating Conditions		11 Device and Documentation Support	28
6.4 Thermal Information	<mark>6</mark>	11.1 Device Support	28
6.5 Electrical Characteristics	<mark>7</mark>	11.2 Receiving Notification of Documentation	
6.6 Timing Diagrams		11.3 Support Resources	
6.7 Typical Characteristics		11.4 Trademarks	
7 Detailed Description	19	11.5 Electrostatic Discharge Caution	
7.1 Overview		11.6 Glossary	28
7.2 Functional Block Diagram	19	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description	19	Information	28
NOTE: Page numbers for previous revisions r			
Changes from Revision D (November 2022			Page
Changes from Revision D (November 2022			1
Changes from Revision D (November 2022  Added TLV3603E thoughout document  Changes from Revision C (July 2022) to Re	evision D (		Page
Changes from Revision D (November 2022  Added TLV3603E thoughout document  Changes from Revision C (July 2022) to Re  Removed Preview from VSSOP package of	evision D (	November 2022)	Page
Changes from Revision D (November 2022  Added TLV3603E thoughout document  Changes from Revision C (July 2022) to Re  Removed Preview from VSSOP package of Changes from Revision B (November 2021)	evision D ( of TLV3602	November 2022) on C (July 2022)	Page1
Changes from Revision D (November 2022  Added TLV3603E thoughout document  Changes from Revision C (July 2022) to Re  Removed Preview from VSSOP package of Changes from Revision B (November 2021  Added VSSOP and WSON package option	evision D ( of TLV3602 ) to Revisi	November 2022)	Page1
Changes from Revision D (November 2022  Added TLV3603E thoughout document  Changes from Revision C (July 2022) to Re  Removed Preview from VSSOP package of Changes from Revision B (November 2021  Added VSSOP and WSON package option  Removed Preview from SOT-23 package from Revision B (November 2021)	evision D (of TLV3602 ) to Revisins for TLV36	November 2022)  on C (July 2022)  602 in Preview	Page1
Changes from Revision D (November 2022  Added TLV3603E thoughout document  Changes from Revision C (July 2022) to Re  Removed Preview from VSSOP package of  Changes from Revision B (November 2021  Added VSSOP and WSON package option  Removed Preview from SOT-23 package of  Changes from Revision A (August 2021) to	of TLV3602  to Revision TLV36  Revision	November 2022)  on C (July 2022)  602 in Preview	Page1 Page1
Changes from Revision D (November 2022  Added TLV3603E thoughout document  Changes from Revision C (July 2022) to Re  Removed Preview from VSSOP package of  Changes from Revision B (November 2021  Added VSSOP and WSON package option  Removed Preview from SOT-23 package of  Changes from Revision A (August 2021) to  Remove Preview from TLV3603	evision D ( of TLV3602 ) to Revisions for TLV36 o Revision	November 2022)  on C (July 2022)  602 in Preview  001  B (November 2021)	Page1 Page1
Changes from Revision D (November 2022  Added TLV3603E thoughout document  Changes from Revision C (July 2022) to Re  Removed Preview from VSSOP package of  Changes from Revision B (November 2021  Added VSSOP and WSON package option  Removed Preview from SOT-23 package of  Changes from Revision A (August 2021) to  Remove Preview from TLV3603	evision D ( of TLV3602 ) to Revisions for TLV36 o Revision	November 2022)  on C (July 2022)  602 in Preview	Page1 Page1
Changes from Revision D (November 2022  Added TLV3603E thoughout document  Changes from Revision C (July 2022) to Re  Removed Preview from VSSOP package of  Changes from Revision B (November 2021  Added VSSOP and WSON package option  Removed Preview from SOT-23 package of  Changes from Revision A (August 2021) to  Remove Preview from TLV3603	of TLV3602 ) to Revision Strom TLV36  • Revision • Revision	November 2022)  on C (July 2022)  602 in Preview  001  B (November 2021)	Page1 Page1 Page1
Changes from Revision D (November 2022  Added TLV3603E thoughout document  Changes from Revision C (July 2022) to Re  Removed Preview from VSSOP package of  Added VSSOP and WSON package option  Removed Preview from SOT-23 package of  Changes from Revision A (August 2021) to  Remove Preview from TLV3603	to Revision TLV3602  ) to Revision TLV36  o Revision  Preview	November 2022)  on C (July 2022)  602 in Preview  501  B (November 2021)	Page1 Page1 Page1
Changes from Revision D (November 2022  Added TLV3603E thoughout document  Changes from Revision C (July 2022) to Revision B (Removed Preview from VSSOP package of Added VSSOP and WSON package option Removed Preview from SOT-23 package of Removed Preview from SOT-23 package of Removed Preview from TLV3603	of TLV3602  ) to Revision Strom TLV36  O Revision  Preview	November 2022)  on C (July 2022)  602 in Preview  501  B (November 2021)	Page1 Page1 Page1



# **5 Pin Configuration and Functions**




Figure 5-1. DCK, DBV Package 5-Pin SC70, SOT-23 **Top View** 




Figure 5-2. DCK Package 6-Pin SC70 **Top View** 

Table 5-1. Pin Functions

	PIN		I/O	DESCRIPTION
NAME	TLV3601	TLV3603(E)	1 1/0	DESCRIPTION
IN+	3	3	ı	Non-inverting input
IN-	4	4	ı	Inverting input
OUT	1	1	0	Output (Push-pull)
V <sub>EE</sub>	2	2	I	Negative power supply
V <sub>CC</sub>	5	6	ı	Positive power supply
LE/HYS	-	5	I	Adjustable hysteresis control and latch






Figure 5-3. TLV3602 DGK, DSG Packages 8-Pin VSSOP, WSON

Table 5-2. Pin Functions: TLV3602 (Dual)

1	PIN	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
IN1+	1	ı	Noninverting input, channel 1
IN1-	2	I	Inverting input, channel 1
IN2-	3	ı	Inverting input, channel 2
IN2+	4	ı	Noninverting input, channel 2
OUT1	7	0	Output, channel 1
OUT2	6	0	Output, channel 2
V-	5	Р	Negative (lowest) supply or ground
V+	8	Р	Positive (highest) supply
Thermal PAD		-	Connect directly to V- pin



# **6 Specifications**

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

MIN	MAX	UNIT
-0.3	6	V
V <sub>EE</sub> - 0.3	V <sub>CC</sub> + 0.3	V
-(V <sub>CC</sub> - V <sub>EE</sub> + 0.3)	+ (V <sub>CC</sub> -V <sub>EE</sub> + 0.3)	V
V <sub>EE</sub> - 0.3	V <sub>CC</sub> + 0.3	V
V <sub>EE</sub> - 0.3	V <sub>CC</sub> + 0.3	V
	±10	mA
	±50	mA
	150	°C
-65	150	°C
	-0.3 V <sub>EE</sub> - 0.3 -(V <sub>CC</sub> - V <sub>EE</sub> + 0.3) V <sub>EE</sub> - 0.3 V <sub>EE</sub> - 0.3	-0.3 6  V <sub>EE</sub> - 0.3 V <sub>CC</sub> + 0.3  -(V <sub>CC</sub> - V <sub>EE</sub> + 0.3) + (V <sub>CC</sub> - V <sub>EE</sub> + 0.3)  V <sub>EE</sub> - 0.3 V <sub>CC</sub> + 0.3  V <sub>EE</sub> - 0.3 V <sub>CC</sub> + 0.3  ±10  ±50

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails must be current-limited to 10 mA or less.
- (3) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.3 V beyond the supply rails must be current-limited to 50 mA or less.

# 6.2 ESD Ratings

			VALUE	UNIT
TLV3601	(DCK), TLV3603			
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	V
TLV3601	(DBV)		<u> </u>	
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>((1))</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>((2))</sup>	±750	V
TLV3602	:		<u> </u>	
.,	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>((1))</sup>	±2000	
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>((2))</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input Supply Voltage: V <sub>CC</sub> – V <sub>EE</sub>	2.4	5.5	V
Input Voltage Range (IN+, IN–)	V <sub>EE</sub> - 0.3	V <sub>CC</sub> + 0.3	V
Latch and Hysteresis Control (LE/HYS)	V <sub>EE</sub> - 0.3	V <sub>CC</sub> + 0.3	V
Ambient temperature, T <sub>A</sub>	-40	125	°C
Ambient temperature, T <sub>A</sub> (TLV3603E)	-55	125	°C



# **6.4 Thermal Information**

		TLV3601	TLV3601	TLV3602	TLV3602	TLV3603 (E)	
	THERMAL METRIC	DBV (SOT-23)	DCK (SC70)	DGK (VSSOP)	DSG (WSON)	DCK (SC70)	UNIT
		5 PINS	5 PINS	8 PINS	8 PINS	6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	176.5	187.5	170.5	64.9	165.1	°C/W
R <sub>θ</sub> JC(top	Junction-to-case (top) thermal resistance	74.7	139.2	61.7	83.9	129.1	°C/W
R <sub>θ</sub> JC(bot tom)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	5.5	N/A	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	43.4	65.8	92.4	32.0	58.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	16.7	43.0	8.9	2.1	39.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	43.1	65.5	90.8	32.0	58.7	°C/W



# **6.5 Electrical Characteristics**

 $V_{CC}$  = 2.5, 3.3 and 5 V,  $V_{EE}$  = 0 V,  $V_{CM}$  =  $V_{EE}$  + 300 mV,  $C_L$  = 5 pF probe capacitance, typical at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Input Character	istics					
V <sub>IO</sub>	Input offset voltage	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-5	±0.5	5	mV
V <sub>IO</sub> (TLV3603E)	Input offset voltage	T <sub>A</sub> = -55°C to +125°C	-10	±0.5	10	mV
dV <sub>IO</sub> /dT	Input offset voltage drift			±3.0		µV/°C
	Input common mode voltage	T 1000 / 10700	1,,		.,	·
V <sub>CM</sub>	range	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	V <sub>EE</sub> - 0.2		V <sub>CC</sub> + 0.2	V
V <sub>CM</sub> (TLV3603E)	Input common mode voltage range	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	V <sub>EE</sub> - 0.2		V <sub>CC</sub> + 0.2	V
V <sub>HYST</sub> (TLV3601/2)	Input hysteresis voltage	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	1.5	3	5 <sup>(1)</sup>	mV
C <sub>IN</sub>	Input capacitance			1		pF
R <sub>DM</sub>	Input differential mode resistance			67		kΩ
R <sub>CM</sub>	Input common mode resistance			5		ΜΩ
I <sub>B</sub>	Input bias current	T <sub>A</sub> = -40°C to +125°C		1	5	uA
I <sub>B</sub> (TLV3603E)	Input bias current	T <sub>A</sub> = -55°C to +125°C		1	5	uA
I <sub>os</sub>	Input offset current			±0.03		uA
CMRR	Common-mode rejection ratio	$V_{CM} = V_{EE} - 0.2V \text{ to } V_{CC} + 0.2V$		80		dB
PSRR	Power-supply rejection ratio	V <sub>CC</sub> = 2.4 to 5.5V		80		dB
DC Output Characte	11,7,7	VOC - 2.7 to 0.0V				uD
DO Gutput Griaracti	01100	= 1 mΛ				
V <sub>OH</sub>	Output high voltage from V <sub>CC</sub>	$I_{SOURCE} = 1 \text{ mA}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		60	80	mV
V <sub>OH</sub> (TLV3603E)	Output high voltage from V <sub>CC</sub>	$I_{SOURCE} = 1 \text{ mA}$ $T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$		60	80	mV
V <sub>OL</sub>	Output low voltage from V <sub>EE</sub>	I <sub>SINK</sub> = 1 mA T <sub>A</sub> = -40°C to +125°C		60	80	mV
V <sub>OL</sub> (TLV3603E)	Output low voltage from V <sub>EE</sub>	I <sub>SINK</sub> = 1 mA T <sub>A</sub> = -55°C to +125°C		60	80	mV
I <sub>SC_SOURCE</sub>	Output Short-Circuit Current - Source	T <sub>A</sub> = -40°C to +125°C	10	30		mA
I <sub>SC_SOURCE</sub> (TLV360 3E)	Output Short-Circuit Current - Source	T <sub>A</sub> = -55°C to +125°C	10	30		mA
I <sub>SC_SINK</sub>	Output Short-Circuit Current - Sink	T <sub>A</sub> = -40°C to +125°C	10	30		mA
I <sub>SC_SINK</sub> (TLV3603E	Output Short-Circuit Current - Sink	T <sub>A</sub> = -55°C to +125°C	10	30		mA
Power Supply		I				
I <sub>CC</sub> (TLV3601)	quiescent current	Output being high T <sub>A</sub> = -40°C to +125°C		4.9	7	mA
I <sub>CC</sub> (TLV3602)	quiescent current per channel	Output being high $T_A = -40^{\circ}\text{C}$ to +125°C		4.9	7	mA
I <sub>CC</sub> (TLV3603)	quiescent current	Output being high T <sub>A</sub> = -40°C to +125°C		5.7	7.8	mA
I <sub>CC</sub> (TLV3603E)	quiescent current	Output being high T <sub>A</sub> = -55°C to +125°C		5.7	7.8	mA
VDOD (neeting)	Power-On Reset Voltage			2.1		V
V <sub>POR (postive)</sub> AC Characteristics	1 Owor-On Reset Voltage			۷.۱		· ·
	Propagation doles:	- 50mV		2.5	3.5 <sup>(1)</sup>	
t <sub>PD</sub>	Propagation delay	V <sub>OVERDRIVE</sub> = V <sub>UNDERDRIVE</sub> = 50mV		2.5	3.5(1)	ns
t <sub>PD</sub>	Propagation delay	$V_{OVERDRIVE} = V_{UNDERDRIVE} = 50 \text{mV}$ $T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			4.5 <sup>(1)</sup>	ns
t <sub>PD</sub> (TLV3603E)	Propagation delay	$V_{OVERDRIVE} = V_{UNDERDRIVE} = 50$ mV $T_A = -55$ °C to +125°C			4.5((1))	ns
Δt <sub>PD</sub> (TLV3602 only)	Channel-to-channel propagation delay skew <sup>((2))</sup>	V <sub>CM</sub> = V <sub>CC</sub> /2, V <sub>OVERDRIVE</sub> = V <sub>UNDERDRIVE</sub> = 50mV, 50 MHz Squarewave		24		ps
		V <sub>CM</sub> varied from V <sub>EE</sub> to V <sub>CC</sub>		80		



# **6.5 Electrical Characteristics (continued)**

 $V_{CC}$  = 2.5, 3.3 and 5 V,  $V_{EE}$  = 0 V,  $V_{CM}$  =  $V_{EE}$  + 300 mV,  $C_L$  = 5 pF probe capacitance, typical at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t <sub>OD_DISPERSION</sub>	Overdrive dispersion	Overdrive varied from 10 mV to 125 mV		600	ps
t <sub>UD_DISPERSION</sub>	Underdrive dispersion	Underdrive varied from 10mV to 125 mV		330	ps
t <sub>R</sub>	Rise time	10% to 90%		0.75	ns
t <sub>F</sub>	Fall time	90% to 10%		0.75	ns
t <sub>JITTER</sub>	RMS Jitter	$V_{IN}$ = 100m $V_{P-P}$ , $f_{IN}$ = 100MHz, Jitter BW = 10Hz – 50MHz		4	ps
f <sub>TOGGLE</sub>	Input toggle frequency	$V_{\text{IN}}$ = 200 mV <sub>PP</sub> Sine Wave, When output high reaches 90% of V <sub>CC</sub> - V <sub>EE</sub> or output low reaches 10% of V <sub>CC</sub> - V <sub>EE</sub>		325	MHz
PulseWidth	Minimum allowed input pulse width	V <sub>OVERDRIVE</sub> = V <sub>UNDERDRIVE</sub> = 50mV PW <sub>OUT</sub> = 90% of PW <sub>IN</sub>		1.25	ns



## **6.5 Electrical Characteristics (continued)**

 $V_{CC}$  = 2.5, 3.3 and 5 V,  $V_{EE}$  = 0 V,  $V_{CM}$  =  $V_{EE}$  + 300 mV,  $C_L$  = 5 pF probe capacitance, typical at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Latching/Adjustab	le Hysteresis		<u> </u>		
V <sub>HYST</sub>	Input hysteresis voltage	V <sub>HYST</sub> = Logic High		0	mV
V <sub>HYST</sub>	Input hysteresis voltage	R <sub>HYST</sub> = Floating		3	mV
V <sub>HYST</sub>	Input hysteresis voltage	R <sub>HYST</sub> = 150 kΩ		30	mV
V <sub>HYST</sub>	Input hysteresis voltage	R <sub>HYST</sub> = 56 kΩ		60	mV
V <sub>IH_LE</sub>	LE pin input high level	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	V <sub>EE</sub> + 1.5		V
V <sub>IH_LE</sub> (TLV3603E)	LE pin input high level	T <sub>A</sub> = -55°C to +125°C	V <sub>EE</sub> + 1.5		V
V <sub>IL_LE</sub>	LE pin input low level	T <sub>A</sub> = -40°C to +125°C		V <sub>EE</sub> + 0.35	V
V <sub>IL_LE</sub> (TLV3603E)	LE pin input low level	T <sub>A</sub> = -55°C to +125°C		V <sub>EE</sub> + 0.35	V
I <sub>IH_LE</sub>	LE pin input leakage current	$V_{LE} = V_{CC}$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		15	uA
I <sub>IH_LE</sub> (TLV3603E)	LE pin input leakage current	$V_{LE} = V_{CC}$ $T_A = -55^{\circ}C$ to +125°C		15	uA
I <sub>IL_LE</sub>	LE pin input leakage current	$V_{LE} = V_{EE},$ $T_A = -40$ °C to +125°C		40	uA
I <sub>IL_LE</sub> (TLV3603E)	LE pin input leakage current	$V_{LE} = V_{EE},$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		40	uA
t <sub>SETUP</sub>	Latch setup time			-1.4	ns
t <sub>HOLD</sub>	Latch hold time			7.2	ns
t <sub>PL</sub>	Latch to OUT delay			7	ns

- (1) Ensured by characterization
- (2) Differential propagation delay is defined as the larger of the two:

 $\Delta tPDLH = tPDLH(MAX) - tPDLH(MIN)$ 

 $\Delta tPDHL = tPDHL(MAX) - tPDHL(MIN)$ 

where (MAX) and (MIN) denote the maximum and minimum values

of a given measurement across the different comparator channels.

## 6.6 Timing Diagrams




Figure 6-1. General Timing Diagram








Figure 6-2. Overdrive Dispersion




#### 6.7 Typical Characteristics







































# 7 Detailed Description

#### 7.1 Overview

TheTLV360x family are high-speed comparators with single-ended (push-pull) output stages. The fast response time of these comparators make them well suited for applications that require narrow pulse width detection or high toggle frequencies. The TLV3601 is available in a 5-pin SC70 and SOT23 package, while the TLV3603(E) is packaged in a 6-pin SC70. The TLV3602 is a dual channel version of the TLV3601 and is packaged in an 8-pin VSSOP and WSON package.

### 7.2 Functional Block Diagram



#### 7.3 Feature Description

The TLV3601,TLV3603(E), and TLV3602 are single and dual channel, high speed comparators with a typical propagation delay of 2.5 ns and push-pull outputs. The minimum pulse width detection capability is 1.25 ns and the typical toggle rate is 325 MHz. These comparators are well-suited for distance measurement applications that utilize a time-of-flight arechitecture as well as systems that suffer from capacitive loading and require data and clock recovery. In addition to their high speed, the TLV360x family offers rail-to-rail input stages capable of operating up to 200 mV beyond each power supply rail combined with a maximum 5 mV input offset. The TLV3603(E) also provides adjustable hysteresis via an external resistor for noise suppression or a latching mode to hold the output of the comparators.

#### 7.4 Device Functional Modes

The TLV3601 has a single functional mode and is active when the power supply voltage is greater than 2.4V. The TLV3603(E) has two modes of operation. The first is an active mode where the output reflects the condition at the inputs when an external resistor is connected to ground on the  $\overline{\text{LE}}/\text{HYS}$  pin. The second is a latch mode where the output is held at its last active state when the  $\overline{\text{LE}}/\text{HYS}$  pin is pulled low. The TLV3603(E) returns to active mode after a short delay when the pin is pulled high.

#### **7.4.1 Inputs**

The TLV360x family features input stages capable of operating 200 mV below negative power supply (ground) and 200 mV beyond the positive supply voltage, allowing for zero cross detection and maximizing input dynamic range given a certain power supply. The input stages are protected from conditions where the voltage on either pin exceeds this level by internal ESD protection diodes to VCC and VEE. To avoid damaging the inputs when exceeding the recommended input voltage range, an external resistor should be used to limit the current.

#### 7.4.2 Push-Pull (Single-Ended) Output

The TLV360x outputs have excellent drive capability and are designed to connect directly to CMOS logic input devices. Likewise, the comparator output stages can drive capacitive loads. Transient performance parameters in the Electrical Characteristics Tables and Typical Characteristics section are for a load of 5pF, corresponding to a standard CMOS load. Device performance for larger capacitive loads can be found in the typical performance curves titled Propagation Delay vs Capacitive Load. For optimal speed and performance, output load capacitance should be reduced as much as possible.

#### 7.4.3 Known Startup Condition

The TLV360x have a Power-on-Reset (POR) circuit which provides system designers a known start-up condition for the output of the comparators. When the power supply (VCC) is ramping up or ramping down, the POR circuit will be active when VCC is below  $V_{POR}$ . When active, the POR circuit holds the output low at VEE. When VCC is greater than or equal to  $V_{POR}$  as stated in Section 6.5, the comparator output reflects the state of the input pins.

Figure 7-1 shows how the TLV360x outputs respond for VCC rising. The input is configured with a logic high input to highlight the transition from the POR circuit control (logic low output) to a standard comparator operation where the output reflects the input condition. Note how the output goes high when VCC reaches 2.1V.



Figure 7-1. TLV3601/TLV3603 Output for VCC Rising

# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

#### 8.1.1 Adjustable Hysteresis

As a result of a comparator's high open loop gain, there is a small band of input differential voltage where the output can toggle back and forth between "logic high" and "logic low" states. This can cause design challenges for inputs with slow rise and fall times or systems with excessive noise. These challenges can be overcome by adding hysteresis to the comparator.

Since the TLV3601 and TLV3602 only has a minimal amount of internal hysteresis, external hysteresis can be applied in the form of a positive feedback loop that adjusts the trip point of the comparator depending on its current output state. See the Implementing Hysteresis section for more details.

The TLV3603(E) on the other hand has a  $\overline{\text{LE}}/\text{HYS}$  pin that can be used to increase or eliminate the internal hysteresis of the comparator. In order to increase the internal hysteresis of the TLV3603(E), connect a single resistor as shown in the adjusting hysteresis figure between the  $\overline{\text{LE}}/\text{HYS}$  pin and VEE. A curve of hysteresis versus resistance is provided below to provide guidance in setting the desired amount of hysteresis. Likewise, for applications where no hysteresis is desired, the  $\overline{\text{LE}}/\text{HYS}$  pin can be connected to VCC.




Figure 8-1. Adjustable Hysteresis with an External Resistor




Figure 8-2.  $V_{HYST}$  (mV) vs  $R_{HYST}$  (k $\Omega$ ),  $V_{CC}$  = 5 V

#### 8.1.2 Capacitive Loads

For capacitive loads under 100 pF, the propagation delay has minimum change (see Propagation Delay vs. Capacitive Load). However, excessive capacitive loading under high switching frequencies may increase supply current, propagation delay, or induce decreased slew rate.

#### 8.1.3 Latch Functionality

The latch pin for the TLV3603(E) holds the output state of the device when the voltage at the  $\overline{\text{LE}}/\text{HYS}$  pin is a logic low. This is particularly useful when the output state is intended to remain unchanged. An important consideration of the latch functionality is the latch hold and setup times. Latch hold time is the minimum time required (after the latch pin is asserted) for properly latching the comparator output. Likewise, latch setup time is defined as the time that the input must be stable before the latch pin is asserted low. The figure below illustrates when the input can transition for a valid latch. Note that the typical setup time in the EC table is negative; this is due to the internal trace delays of the  $\overline{\text{LE}}/\text{HYS}$  pin relative to the input pin trace delays. A small delay (t<sub>PL</sub>) in the output response is shown below when the TLV3603(E) exits a latched output stage.




Figure 8-3. Input Change Properly Latched




Figure 8-4. Latch Disable with Input Change

# 8.2 Typical Application

#### 8.2.1 Implementing Hysteresis

A comparator may produce "chatter" (multiple transitions) at the output when there are noise or signal variations around the reference threshold; this causes the output to change states in rapid random successions as the comparator input goes above and below the threshold of the reference. This usually occurs when the input signal

is moving very slowly across the switching threshold of the comparator. This problem can be prevented by using the internal hysteresis feature of the comparator or by the addition of external hysteresis.

The TLV3603(E) has a  $\overline{\text{LE}}/\text{HYS}$  pin that allows for variable internal hysteresis depending on the resistor value connected between the pin and VEE, where increasing the resistance decreases the hysteresis to a minimum level.




Figure 8-5. Adjustable Hysteresis with a 150kΩ Resistor using TLV3603

Since the TLV3601 and TLV3602 only have a minimal amount of internal hysteresis, external hysteresis can be added in the form of a positive feedback loop. A non-inverting comparator with hysteresis requires a two-resistor network and a voltage reference (V<sub>REF</sub>) at the inverting input, as shown in Figure 8-6.




Figure 8-6. Non-Inverting Configuration for Hysteresis using TLV3601

### 8.2.1.1 Design Requirements

For this design, follow these design requirements.

**Table 8-1. Design Parameters** 

PARAMETER	VALUE
Supply Voltage (V <sub>CC</sub> )	5 V
V <sub>REF</sub>	2.5 V
V <sub>HYS</sub>	30 mV
Lower Threshold (V <sub>L</sub> )	2.485 V
Upper Threshold (V <sub>H</sub> )	2.515 V

#### 8.2.1.2 Detailed Design Procedure

For the TLV3603(E), the hysteresis vs. resistance curve (Figure 8-2) can be used as a guidance to set the desired amount of hysteresis. Figure 8-2 shows that for a 30-mV hysteresis, a 150 k $\Omega$  resistor must be placed from the  $\overline{\text{LE}}/\text{HYS}$  pin to VEE.

For the TLV3601 and TLV3602, the following procedure can be used to add external hysteresis for a non-inverting configuration. Note that  $V_{HYST} \ll V_{REF}$ , so  $V_{HYST}$  can be ignored and is not included in the following equations for simpler calculation.



The equivalent resistor networks when the output is high and low are shown in Figure 8-7.




Figure 8-7. Equivalent Resistor Networks for Non-Inverting Configuration with Hysteresis

When  $V_{IN}$  is less than  $V_{REF}$ , the output is low. For the output to switch from low to high,  $V_{IN}$  must rise above the  $V_H$  threshold. Use Equation 1 to calculate  $V_H$ .

$$V_{H} = (R1 \times V_{REF}/R2) + V_{REF}$$
 (1)

When  $V_{IN}$  is greater than  $V_{REF}$ , the output is high. For the comparator to switch back to a low state,  $V_{IN}$  must drop below the  $V_L$  threshold. Use Equation 2 to calculate  $V_L$ .

$$V_L = [V_{REF} (R1 + R2) - V_{CC} \times R1] / R2$$
 (2)

The hysteresis of this circuit is the difference between V<sub>H</sub> and V<sub>L</sub>, as shown in Equation 3.

$$\Delta V_{\text{IN}} = V_{\text{HYS}} = (V_{\text{CC}} \times \text{R1/R2}) \tag{3}$$

Select a value for R2. Plug in given values for  $V_{CC}$ ,  $V_{REF}$ ,  $V_H$ , and  $V_L$ . For the given example, R2 = 10 k $\Omega$ , and R1 is solved as 60  $\Omega$ .

For more information, please see Application Notes SNOA997 "Inverting Comparator with Hysteresis Circuit", SBOA313 "Non-Inverting Comparator With Hysteresis Circuit", SBOA219 "Comparator with and without hysteresis circuit".

#### 8.2.1.3 Application Curve




Figure 8-8. Hysteresis Transfer Curve using TLV3601/TLV3603



#### 8.2.2 Optical Receiver

The TLV360x can be used in conjunction with a high speed amplifier such as the OPA858 to create an optical receiver as shown in the figure below. The photodiode is connected to a bias voltage and is being driven with a pulsed laser. The OPA858 takes the current conducting through the diode and translates it into a voltage for a high speed comparator to detect. The comparators will then output the proper output signal according to the threshold set (V<sub>REF</sub>).




Figure 8-9. Optical Receiver

#### 8.2.3 Over-Current Latch Condition

When it is important for a system to detect a brief over-current condition, it is advisable to utilize the latching feature of the TLV3603(E). By latching the comparator output, the MCU is reassured not to miss the over-current occurrence. The circuit below shows one way to implement the latching function.

When an over-current condition is detected by the  $\overline{\text{LV}3603}(E)$ , the output will go high. The occurrence of the output going high coupled with a logic high from the  $\overline{\text{RESET}}$  signal from the MCU will create a logic low signal at the output of the 2-channel NAND gate. This will cause the output of the  $\overline{\text{TLV}3603}(E)$  to be held in a logic high state (latched), thus allowing the MCU to detect the fault condition regardless of how narrow the over-current condition persists. The addition of the NAND gate also provides a means of clearing the latch state of the comparator once the MCU is done processing the event. This is accomplished by the MCU passing a logic low state to the NAND input causing the  $\overline{\text{LE}}/\text{HYS}$  pin of the comparator to be returned to a logic high state. The  $\overline{\text{TLV}3603}(E)$  latched status is cleared and the  $\overline{\text{TLV}3603}(E)$  output can continue to track the status of the input pins.




Figure 8-10. Over-Current Latched Output Circuit



#### 8.2.4 External Trigger Function for Oscilloscopes

Below is a typical configuration for creating an external trigger on oscilliscopes. The user adjusts the trigger level by programming a DAC that the TLV360x can use as a reference. The input from an oscilloscope channel is then compared to the trigger reference voltage, and the comparator sends a signal to a downstream FPGA to begin a capture.




Figure 8-11. External Trigger Function

# 9 Power Supply Recommendations

The TLV360x are specified for operation from 2.4 V to 5.5 V. While most applications will require single supply operation where VEE is connected to the ground plane and VCC is connected to the intended power supply level, the comparators can also be operated with split supplies. One caution when using split supplies is that the output logic levels are determined by the VCC and VEE levels. For example, if split supplies of +/- 2.5V are used, the output levels will be 2.5V and -2.5V accordingly. In addition, the logic level of the  $\overline{\text{LE}}/\text{HYS}$  pin will also be referenced to VEE. This means that the external hysteresis resistor on the TLV3603(E) needs to be connected between the  $\overline{\text{LE}}/\text{HYS}$  pin and VEE (not to ground) for proper operation.

Regardless of single supply or split supply operation, proper decoupling capacitors are required. It is recommended to use a scheme of multiple, low-ESR ceramic capacitors from the supply pins to the ground plane for optimum performance. A good combination would be 100 pF, 10 nF, and 1 uF with the lowest value capacitor closest to the comparator.



# 10 Layout

# 10.1 Layout Guidelines

Comparators are very sensitive to input noise. For best results, adhere to the following layout guidelines.

- 1. Use a printed-circuit-board (PCB) with a good, unbroken, low-inductance ground plane. Proper grounding (use of a ground plane) helps maintain specified device performance.
  - Likewise, high performance board materials such as Rogers or high speed FR4 is also recommended.
- 2. Place a decoupling capacitor (100-pF ceramic, surface-mount capacitor) between V<sub>CC</sub> and
  - V<sub>EE</sub> as close to the device as possible. Using multiple bypass capacitors in different decade ranges such as 100-pF, 100-nF, and 1-μF provides the best noise reduction across frequency ranges.
- 3. On the inputs and the output, keep lead lengths as short and minimize capacitive coupling to the traces by having a keepout area around the traces that is 3x the width of the traces. It is also recommended to keep inputs away from the output.
- 4. Solder the device directly to the PCB rather than using a socket.

#### 10.2 Layout Example




Figure 10-1. TLV3603 Layout Example



# 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Development Support

LIDAR Pulsed Time of Flight Reference Design

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 20-Apr-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLV3601DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3601	Samples
TLV3601DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3601	Samples
TLV3601DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1JF	Samples
TLV3601DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1JF	Samples
TLV3602DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3602	Samples
TLV3602DGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3602	Samples
TLV3603DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1JI	Samples
TLV3603DCKR-ET	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1P9	Samples
TLV3603DCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1JI	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 20-Apr-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLV3601, TLV3602, TLV3603:

Automotive: TLV3601-Q1, TLV3602-Q1, TLV3603-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 21-Apr-2023

## TAPE AND REEL INFORMATION





_	<u> </u>
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV3601DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3601DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3601DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
TLV3601DCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
TLV3602DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV3602DGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV3603DCKR	SC70	DCK	6	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
TLV3603DCKR-ET	SC70	DCK	6	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
TLV3603DCKT	SC70	DCK	6	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3




www.ti.com 21-Apr-2023



\*All dimensions are nominal

7 til dilliciololio die Hollindi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV3601DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV3601DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV3601DCKR	SC70	DCK	5	3000	183.0	183.0	20.0
TLV3601DCKT	SC70	DCK	5	250	183.0	183.0	20.0
TLV3602DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TLV3602DGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
TLV3603DCKR	SC70	DCK	6	3000	183.0	183.0	20.0
TLV3603DCKR-ET	SC70	DCK	6	3000	183.0	183.0	20.0
TLV3603DCKT	SC70	DCK	6	250	183.0	183.0	20.0





## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.






NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



# DCK (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



# DCK (R-PDSO-G6)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated