

## DM74LS574

### Octal D Flip-Flop with 3-STATE Outputs


#### General Description

The 'LS574 is a high speed low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable ( $\overline{OE}$ ). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

This device is functionally identical to the 'LS374 except for the pinouts.


#### Connection Diagram

Dual-In-Line Package



Order Number DM74LS574WM or DM74LS574N  
See Package Number M20B or N20A

#### Logic Symbol



V<sub>CC</sub> = Pin 20  
GND = Pin 10

| <b>Absolute Maximum Ratings</b> (Note 1) |    | Operating Free Air Temperature Range<br>DM74LS |  |                 |
|--|----|--|--|-----------------|
| Supply Voltage                           | 7V | Storage Temperature Range                      |  | 0°C to +70°C    |
| Input Voltage                            | 7V |  |  | -65°C to +150°C |

## Recommended Operating Conditions

| Symbol    | Parameter                      | DM74LS574 |     |      | Units |
|-----------|--------------------------------|-----------|-----|------|-------|
|           |                                | Min       | Nom | Max  |       |
| $V_{CC}$  | Supply Voltage                 | 4.75      | 5   | 5.25 | V     |
| $V_{IH}$  | High Level Input Voltage       | 2         |     |      | V     |
| $V_{IL}$  | Low Level Input Voltage        |           |     | 0.8  | V     |
| $I_{OH}$  | High Level Output Current      |           |     | -2.6 | mA    |
| $I_{OL}$  | Low Level Output Current       |           |     | 24   | mA    |
| $T_A$     | Free Air Operating Temperature | 0         |     | 70   | °C    |
| $t_s$ (H) | Setup Time HIGH or LOW         | 20        |     |      | ns    |
| $t_s$ (L) | Dn to CP                       | 20        |     |      |       |
| $t_h$ (H) | Hold Time HIGH or LOW          | 0         |     |      | ns    |
| $t_h$ (L) | Dn to CP                       | 0         |     |      |       |
| $t_w$ (H) | CP Pulse Width                 | 15        |     |      | ns    |
| $t_w$ (L) | HIGH or LOW                    | 15        |     |      |       |

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

| Symbol    | Parameter   | Conditions   | Min | Typ<br>(Note 2) | Max  | Units |
|-----------|---|--|-----|-----------------|------|-------|
| $V_I$     | Input Clamp Voltage   | $V_{CC} = \text{Min}$ , $I_I = -18 \text{ mA}$   |     |                 | -1.5 | V     |
| $V_{OH}$  | High Level Output Voltage                                       | $V_{CC} = \text{Min}$ , $I_{OH} = \text{Max}$ ,<br>$V_{IL} = \text{Max}$ , $V_{IH} = \text{Min}$   | 2.4 | 3.3             |      | V     |
| $V_{OL}$  | Low Level Output Voltage  | $V_{CC} = \text{Min}$ , $I_{OL} = \text{Max}$ ,<br>$V_{IL} = \text{Max}$ , $V_{IH} = \text{Min}$<br>$I_{OL} = 12 \text{ mA}$ , $V_{CC} = \text{Min}$ |     | 0.35            | 0.5  | V     |
| $I_I$     | Input Current @ Max Input Voltage                               | $V_{CC} = \text{Max}$ , $V_I = 7\text{V}$  |     |                 | 0.1  | mA    |
| $I_{IH}$  | High Level Input Current  | $V_{CC} = \text{Max}$ , $V_I = 2.7\text{V}$  |     |                 | 20   | µA    |
| $I_{IL}$  | Low Level Input Current   | $V_{CC} = \text{Max}$ , $V_I = 0.4\text{V}$  |     |                 | -400 | µA    |
| $I_{OZH}$ | Off-State Output Current with High Level Output Voltage Applied | $V_{CC} = \text{Max}$ , $V_O = 2.4\text{V}$<br>$V_{IH} = \text{Min}$ , $V_{IL} = \text{Max}$   |     |                 | 20   | µA    |
| $I_{OZL}$ | Off-State Output Current with Low Level Output Voltage Applied  | $V_{CC} = \text{Max}$ , $V_O = 0.4\text{V}$<br>$V_{IH} = \text{Min}$ , $V_{IL} = \text{Max}$   |     |                 | -20  | µA    |
| $I_{OS}$  | Short Circuit (Note 3) Output Current                           | $V_{CC} = \text{Max}$  | -30 |                 | -130 | mA    |
| $I_{CC}$  | Supply Current  | $V_{CC} = \text{Max}$ (Note 4)   |     |                 | 45   | mA    |

**Note 2:** All typicals are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

**Note 3:** Not more than one output should be shorted at a time, and the duration should not exceed one second.

**Note 4:**  $I_{CC}$  is measured with the DATA inputs grounded and the OUTPUT CONTROLS at 4.5V.

## Switching Characteristics

$V_{CC} = +5.0V$ ,  $T_A = +25^\circ C$

| Symbol    | Parameter                     | $R_L = 2 k\Omega$ ,<br>$C_L = 45 pF$ |     | Units |
|-----------|-------------------------------|--------------------------------------|-----|-------|
|           |                               | Min                                  | Max |       |
| $f_{max}$ | Maximum Clock Frequency       | 35                                   |     | MHz   |
| $t_{PLH}$ | Propagation Delay<br>CP to On |                                      | 28  | ns    |
| $t_{PHL}$ | CP to Off                     |                                      | 28  | ns    |
| $t_{PZH}$ | Output Enable Time            |                                      | 28  | ns    |
| $t_{PZL}$ |                               |                                      | 28  | ns    |
| $t_{PHZ}$ | Output Disable Time           |                                      | 20  | ns    |
| $t_{PLZ}$ |                               |                                      | 25  | ns    |

## Functional Description

The LS574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Outputs Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{OE}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When the  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

## Truth Table

| Inputs |    | Outputs |    |
|--------|----|---------|----|
| Dn     | CP | OE      | On |
| H      | /  | L       | H  |
| L      | /  | L       | L  |
| X      | X  | H       | Z  |


H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

Z = High Impedance


## Logic Diagram




DS009815-3



**Physical Dimensions** inches (millimeters) unless otherwise noted



20-Lead Wide Small Outline Molded Package (M)  
Order Number DM74LS574WM  
Package Number M20B



20-Lead Molded Dual-In-Line Package (N)  
Order Number DM74LS574N  
Package Number N20A

N20A (REV G)