



MC2106 • MC2156
MC2006 • MC2056

This device consists of two independent 4-input AND gates. The outputs of each gate are made available as ORing nodes. Using the MC2102 series and the MC2106 series with any one of the basic expandable gates, up to 10 AND gates can be ORed together.



Propagation Delay Times:


$\Delta t_{pd/pF} = +0.7 \text{ ns/pF typ}$
Caused by additional capacitance
at expansion points.

TYPE NO.	INPUT LOADING FACTOR	(I _F)	TEMPERATURE RANGE
MC2106 MC2156	1	-2.0 mA	-55°C to +125°C
MC2006 MC2056	1	-2.5 mA	0°C to +75°C

MC2056

Full output loading factor of the expandable gate is maintained.

V_{CE}, V_{OH} TEST CIRCUIT



24

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one expander. The other expander is tested in a similar manner. Further, test procedures are shown for only one input of the expander being tested. To complete testing, sequence through remaining inputs.



Collector
Emitter
Base

Characteristic	Symbol	Pin Under Test	TEST CONDITIONS									
			mA					Volts				
			I_C	I_E	V_E	V_B	V_{E1}	V_{E2}	V_{E3}	V_{E4}	V_{E5}	V_{CC}
Forward Current	I_F	1	6.0	1.0	4.5	1.00	0.80	0.8	2.0	0.9	5.5	5.0
Leakage Current	I_R	1	6.0	1.0	4.5	0.45	0.75	0.8	1.7	1.1	5.5	5.0
Inverse Beta Current	I_{β}	1	6.0	1.0	4.5	0.45	0.75	0.8	1.7	1.1	5.5	5.0
Breakdown Voltage	$BV_{in}^{(1)}$	1	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.0
Output	$BV_{out}^{(1)}$	1	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.0
Output Voltage	V_{OH}	12	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8	4.8
Leakage Current	I_{OL}	12	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65	0.65
Power Requirements (Total Device)	I_{max}	4	4	4	4	4	4	4	4	4	4	4
Supply Current	I_{DDH}	4	4	4	4	4	4	4	4	4	4	4
Power Supply Drain	I_{DDL}	4	4	4	4	4	4	4	4	4	4	4

* Indicated pins tied to V_{CC} thru 800 ohms $\pm 1.0\%$ resistor.

** Indicated pins tied to V_{CC} thru 800 ohms $\pm 1.0\%$ resistor.

† Ground inputs to gate not under test during ALL tests, unless otherwise noted.

‡ The inputs of both gates must be ungrounded.

① V_{CE} is referenced to the emitter voltage (Pin 13). The other gate is referenced to (Pin 9).

② Pin 8 ties to Pin 12. Pin 12 ties to Pin 11.

Pin-out and Package Information

Table 3-4 DSP56001A Identification by Signal Name (Continued)

Signal Name	132 pin "FC" PQFP or "FE" CQFP Pin No.	88 pin "RC" PGA Pin No.	Signal Name	132 pin "FC" PQFP or "FE" CQFP Pin No.	88 pin "RC" PGA Pin No.
WT	45	L13	nc	103	
X/Y	48	N13	nc	107	
XTAL	126	A6	nc	110	
nc	3		nc	116	
nc	4		nc	117	
nc	7		nc	122	
nc	17		nc	125	
nc	18		nc	132	
nc	21				

Power and ground pins have special considerations for noise immunity. See the section **Design Considerations**.

Table 3-5 DSP56001A Power Supply Pins

132 pin “FC” PQFP or “FE” CQFP Pin No.	88 pin “RC” PGA Pin No.	Power Supply	Circuit Supplied
63	L8	VCCN	Address Bus Buffers
64			
55	L6	GNDN	
56	L9		
73			
74			