

# CMOS 10- & 12-Bit Monolithic Multiplying D/A Converters

AD7530, AD7531

**FEATURES** 

AD7530: 10-Bit Resolution AD7531: 12-Bit Resolution

8-, 9- and 10-Bit End Point Linearity

DTL/TTL/CMOS Compatible

Nonlinearity Tempco: 2ppm of FSR/°C

Low Power Dissipation: 20mW Current Settling Time: 500ns

Feedthrough Error: 10mV p-p @ 50kHz

Low Cost

Note: AD7533 is Recommended for New 10-Bit Designs.
AD7541A or AD7545 is Recommended for New
12-Bit Designs.

### GENERAL DESCRIPTION

The AD7530 (AD7531) is a low cost, monolithic 10-bit (12-bit) multiplying digital-to-analog converter packaged in a 16-pin (18-pin) DIP. The device uses advanced CMOS and thin film technologies providing up to 10-bit accuracy with DTL/TTL/CMOS compatibility.


The AD7530 (AD7531) operates from a +5V to +15V supply and dissipates only 20mW, including the ladder network.

Typical applications include: digital/analog multiplication, CRT character generation, programmable power supplies, digitally controlled gain circuits, etc.

## **DRDERING INFORMATION**

Nonlinasia	Temperature Range		
Nonlinearity	0 to +70°C	-25°C to +85°C	
0.2% (8-Bit)	AD7530JN	AD7530JD	
	AD7531JN	AD7531JD	
0.1% (9-Bit)	AD7530KN	AD7530KD	
	AD7531KN	AD7531KD	
0.05% (10-Bit)	AD7530LN	AD7530LD	
	AD7531LN	AD7531LD	

AD7530, AD7531 FUNCTIONAL BLOCK DIAGRAM



DIGITAL INPUTS (DTL/TTL/CMOS COMPATIBLE)

AD7530: N = 10

es shown in "High

N = 12


AD7531:

PACKAGE IDENTIFICATION
Suffix D: Ceramic DIP
AD7530: (D16A)
AD7531: (D18A)
Suffix N: Plastic DIP
AD7530: (N16B)

(Swit

AD7531: (N18B)

#### PIN CONFIGURATION



<sup>&</sup>lt;sup>1</sup> See Section 19 for package outline information.

**SPECIFICATIONS**  $(V_{DD} = +15, V_{REF} = +10V, T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

PARAMETER		AD7530	AD7531	TEST CONDITIONS
DC ACCURACY (Note 1)				
Resolution		10 Bits	12 Bits	
	530J	0.2% of FSR max (8 Bit)	*	
	530K	0.1% of FSR max (9 Bit)	*	
	530L	0.05% of FSR max (10 Bit)	*	1011 / 11
Nonlinearity Tempco		2ppm of FSR/°C max	*	$-10V < V_{REF} < +10V$
Gain Error		0.3% of FSR typ	*	
Gain Error Tempco		10ppm of FSR/°C max	*	
Output Leakage Current (Ei	ther Output)	300nA max	*	Over specified temperature
Output Leakage Current (E)	ither Output)	Joon Hax		range.
Power Supply Rejection		50ppm of FSR/% typ	*	- ango
AC ACCURACY				To 0.05%
Output Current Settling Tin	ne	500ns typ	*	All digital inputs low to high
Output Current Setting Tin		Joons typ		and high to low
Feedth ough Error (Note 2)		10mV p-p max	*	$V_{REF} = 20V \text{ p-p, } 50\text{kHz. All}$
recultivough Etkir (Note 2)		Tom v p p max		digital inputs low
REFERENCE INPUT		TOV	*	0 1
	$\smile$	+10V	*	
Input Range	$\sim$	10kΩ tkp	*	
Input Resistance	$\rightarrow$ $\downarrow$	1002 (40)		
ANALOG OUTPUT	$\longrightarrow$ ) $\vdash$		17	
Output Current Range (Bot	h Outputs)	(±1mA)	/ <i>[</i> *.	
Output Capacitance	I <sub>OUT1</sub>	1 <del>20p</del> F typ	1 1*	All digital inputs high
	I <sub>OUT2</sub>	37pF typ	/ / *	
	Lours	37pF typ	/ / *	
	I <sub>OUT2</sub>	120pF typ		All digital input low
0 11: (5 1 0			7/	
Output Noise (Both Output	s)	Equivalent to $10 \mathrm{k}\Omega$	* ~	
		Johnson noise typ		
DIGITAL INPUTS (Note 3)				$\cup$ $\cap$ $\cup$
Low State Threshold		0.8V max	*	Over specified temperature range
High State Threshold		2.4V min	*	Over specified temperature range
Input Current (law to birb	ctate)	1µA typ	*	
Input Current (low to high s	state)	1μA typ	*	See Tables I & II
Input Coding		Binary		See Tables I & II
POWER REQUIREMENTS				
Power Supply Voltage Rang	e	+5V to +15V	*	
$I_{DD}$		5nA typ	*	All digital inputs at GND
		2mA max	*	All digital inputs high or low
Total Dissipation		20mW typ	*	

NOTES

1 Full scale range (FSR) is 10V for unipolar mode and ±10V for bipolar mode.

2 To minimize feedthrough with the ceramic package, the user must ground the metal lid. If the lid is not grounded, then the feedthrough is 10mV typical and 30mV maximum.

3 Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.

<sup>\*</sup>Same specifications as for AD7530.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 

A - 125 Cumess otherwise notes,
$V_{\mbox{DD}}$ (to Gnd)
V <sub>REF</sub> (to Gnd)
Digital Input Voltage Range VDD to Gnd
Voltage at Pin 1, Pin 2
Power Dissipation (package)
up to +75°C
Operating Temperature
JN, KN, LN Versions 0 to +75°C
JD, KD, LD Versions25°C to +85°C
Storage Temperature

#### CAUTION

Do not apply voltages higher than  $V_{\rm DD}$  or less than GND potential on any ferminal except  $V_{\rm REF}$ .

The digital control isputs are zener protected; however, permanent damage may occur on inconnected units under high energy electrostatic fields. Keep unused units in conductive loath at all times.

#### APPLICATION

## UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

Figure 1 shows the analog circuit connections required for unipolar binary (2-quadrant multiplication) operation. The logic inputs are omitted for clarity. With a dc reference voltage or current (positive or negative polarity) applied at pin 15, the circuit is a unipolar D/A converter. With an ac reference voltage or current the circuit provides 2-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table I. Protection Schottky shown in Figure 1 is not required when using TRIFET output amplifiers such as the AD542 or AD544.

R1 provides full scale trim capability [i.e.—load the DAC register to 11 1111 1111, adjust R1 for  $V_{OUT}$  =  $-V_{REF}$  (1 – 2<sup>-10</sup>)]. Alternatively, Full Scale can be adjusted by omitting R1 and R2 and trimming the reference voltage magnitude.

C1 phase compensation (10 to 25pF) may be required for stability when using high speed amplifiers. (C1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at  $I_{\rm OUT1}$ ).

Amplifier A1 should be selected or trimmed to provide  $V_{OS} \leq 10\%$  of the voltage resolution at  $V_{OUT}$ . Additionally, the amplifier should exhibit a bias current which is low over the temperature range of interest (bias current causes output offset at  $V_{OUT}$  equal to  $I_B$  times the DAC feedback resistance, nominally  $15 \mathrm{k}\Omega$ ).




Figure 1. Unipolar Binary Operation (2-Quadrant Multiplication)

DIGITAL INPUT	ANALOG OUTPUT	
1111111111	-V <sub>REF</sub> (1 - 2 <sup>-10</sup> )	
1 0 0 0 0 0 0 0 0 1	$-V_{REF} (1/2 + 2^{-10})$	
10000000000	-V <sub>REF</sub>	
0111111111	-V <sub>REF</sub> (1/2 - 2 <sup>-10</sup> )	
0000000001	-V <sub>REF</sub> (2 <sup>-10</sup> )	
0000000000	0	

NOTE: 1 LSB =  $2^{-10}$  V<sub>REF</sub>

Table I. Code Table - Unipolar Binary Operation

# BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

Figure 2 and Table II illustrate the circuitry and code relationship for bipolar operation. With a dc reference (positive or negative polarity) or an ac reference the circuit provides offset binary operation. Protection Schottky shown in Figure 2 is not required when using TRIFET output amplifiers such as the  $\Delta D542$  or AD544.

With the DAC register loaded to 10 0000 0000, adjust R1 for V<sub>OUT</sub> = 0V (alternatively, one can omit R1 and R2 and adjust the ratio of R3 to R1 for V<sub>OUT</sub> = 0V). Full Scale trimming can be accomplished by adjusting the amplitude of V<sub>REF</sub> or by varying the value of R5.

As in unipolar operation, A1 must be chosen for low V<sub>OS</sub> and

low I<sub>B</sub>. R3, R4 and R5 must be selected for matching and tracking. Mismatch of 2R3 to R4 causes both offset and Full Scale error. Mismatch of R5 to R4 of 2R3 causes Full Scale error. C1 phase compensation (10pF to 25pF) may be required for stability.




Figure 2. Bipolar Operation (4-Quadrant Multiplication)

DIGITAL INPUT	ANALOG OUTPUT	
1 1 1 1 1 1 1 1 1 1	-V <sub>REF</sub> (1 - 2 <sup>-9</sup> )	
1000000001	-V <sub>REF</sub> (2 <sup>-9</sup> )	
10000000000	0	
0111111111	V <sub>REF</sub> (2 <sup>-9</sup> )	
00000000001	V <sub>REF</sub> (1 - 2 <sup>-9</sup> )	
0 0 0 0 0 0 0 0 0 0	V <sub>REF</sub>	

NOTE: 1 LSB = 2<sup>-9</sup> V<sub>REF</sub>

Table II Code Table - Bipolar (Offset Binary) Operation

0.06 (1.53)

0.02 (0.508)

LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH

LEADS WILL BE EITHER GOLD OR TIN PLATED IN ACCORDANCE WITH MIL M38510 REQUIREMENTS

0.306 (7.78)

0.175 (4.45)

0.12 (3.05)

0.24 (6.1)

0.175 (4.45)

0.105 (2.67)

LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH LEADS ARE SOLDER OR TIN-PLATED KOVAR OR ALLOY 42

0.015 (0.381)

0.306 (7.78)

0.012 (0.305

0.008 (0.203

0.105 (2.67)

LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH

LEADS ARE SOLDER OR TIN-PLATED KOVAR OR ALLOY 42

AD7531

0.14 (3.56)

0.12 (3.05) \*

0.012 (0.305)

 $\Lambda\Lambda\Lambda\Lambda\Lambda\Lambda\Lambda\Lambda$ 

AAA

0.755 (19.18) 0.745 (18.93)

0.02 (0.508)


0.17 (4.32) MAX

RELATIVE ACCURACY: Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for ideal zero and full scale and is expressed in % or ppm of full scale range or (sub) multiples of 1LSB.

RESOLUTION: Value of the LSB. For example, a unipolar converter with n bits has a resolution of  $(2^{-n})$  ( $V_{REF}$ ). A bipolar converter of n bits has a resolution of  $[2^{-(n-1)}]$ [V<sub>REF</sub>]. Resolution in no way implies linearity.

SETTLING TIME: Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., 0 to Full Scale.

GAIN: Ratio of the DAC's operational amplifier output



0.012 (0.305)

0.306 (7.78)

-4-