

F²MC-16FX 16-bit Proprietary Microcontroller

CY96390 series is based on Cypress advanced 16FX architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established 16LX series - thus allowing for easy migration of 16LX Software to the new 16FX products. 16FX improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For highest processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 40 MHz operation frequency from an external 4 MHz resonator. The result is a minimum instruction cycle time of 25 ns going together with excellent EMI behavior. An on-chip clock modulation circuit significantly reduces emission peaks in the frequency spectrum. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows to select suitable operation frequencies for peripheral resources independent of the CPU speed.

Features

Technology

- 0.18 μ m CMOS

CPU

- F²MC-16FX CPU
- Up to 40 MHz internal, 25 ns instruction cycle time
- Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers)
- 8-byte instruction execution queue
- Signed multiply (16-bit $\times$ 16-bit) and divide (32-bit/16-bit) instructions available

System Clock

- On-chip PLL clock multiplier (x1 - x25, x1 when PLL stop)
- 3 MHz - 16 MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor).
- Up to 40 MHz external clock
- 32 kHz - 100 kHz subsystem quartz clock
- 100 kHz/2 MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog
- Clock source selectable from main- and subclock oscillator (part number suffix "W") and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals.
- Low Power Consumption - 13 operating modes: (different Run, Sleep, Timer modes, Stop mode)
- Clock modulator

On-chip Voltage Regulator

- Internal voltage regulator supports reduced internal MCU voltage, offering low EMI and low power consumption figures

Low Voltage Reset

- Reset is generated when supply voltage is below minimum.

Code Security

- Protects ROM content from unintended read-out

Memory Patch Function

- Replaces ROM content
- Can also be used to implement embedded debug support

Interrupts

- Fast Interrupt processing
- 8 programmable priority levels
- Non-Maskable Interrupt (NMI)

Timers

- Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)
- Watchdog Timer

CAN

- Supports CAN protocol version 2.0 part A and B
- ISO16845 certified
- Bit rates up to 1 Mbit/s
- 32 message objects
- Each message object has its own identifier mask
- Programmable FIFO mode (concatenation of message objects)
- Maskable interrupt
- Disabled Automatic Retransmission mode for Time Triggered CAN applications
- Programmable loop-back mode for self-test operation

USART

- Full duplex USARTs (SCI/LIN)
- Wide range of baud rate settings using a dedicated reload timer
- Special synchronous options for adapting to different synchronous serial protocols
- LIN functionality working either as master or slave LIN device

I²C

- Up to 400 kbps
- Master and Slave functionality, 7-bit and 10-bit addressing

A/D Converter

- SAR-type
- 10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger or reload timer

Reload Timers

- 16-bit wide
- Prescaler with $1/2^1$, $1/2^2$, $1/2^3$, $1/2^4$, $1/2^5$, $1/2^6$ of peripheral clock frequency
- Event count function

Free Running Timers

- Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4), Prescaler with 1 , $1/2^1$, $1/2^2$, $1/2^3$, $1/2^4$, $1/2^5$, $1/2^6$, $1/2^7$, $1/2^8$ of peripheral clock frequency

Input Capture Units

- 16-bit wide
- Signals an interrupt upon external event
- Rising edge, falling edge or rising & falling edge sensitive

Output Compare Units

- 16-bit wide
- Signals an interrupt when a match with 16-bit I/O Timer occurs
- A pair of compare registers can be used to generate an output signal.

Programmable Pulse Generator

- 16-bit down counter, cycle and duty setting registers
- Interrupt at trigger, counter borrow and/or duty match
- PWM operation and one-shot operation
- Internal prescaler allows 1 , $1/4$, $1/16$, $1/64$ of peripheral clock as counter clock and Reload timer underflow as clock input
- Can be triggered by software or reload timer

Stepper Motor Controller

- Stepper Motor Controller with integrated high current output drivers
- Four high current outputs for each channel
- Two synchronized 8-/10-bit PWMs per channel
- Internal prescaling for PWM clock: 1 , $1/4$, $1/5$, $1/6$, $1/8$, $1/10$, $1/12$, $1/16$ of peripheral clock
- Separate power supply for high current output drivers

LCD Controller

- LCD controller with up to $4 \text{ COM} \times \text{SEG}$
- Internal or external voltage generation
- Duty cycle: Selectable from options: $1/2$, $1/3$ and $1/4$
- Fixed $1/3$ bias
- Programmable frame period
- Clock source selectable from three options (peripheral clock, subclock or RC oscillator clock)
- On-chip drivers for internal divider resistors or external divider resistors
- On-chip data memory for display
- LCD display can be operated in Timer Mode
- Blank display: selectable
- All SEG, COM and V pins can be switched between general and specialized purposes
- External divided resistors can be also used to shut off the current when LCD is deactivated

Sound Generator

- 8-bit PWM signal is mixed with tone frequency from 16-bit reload counter
- PWM clock by internal prescaler: 1 , $1/2$, $1/4$, $1/8$ of peripheral clock

Real Time Clock

- Can be clocked either from sub oscillator (devices with part number suffix "W"), main oscillator or from the RC oscillator
- Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day
- Internal clock divider and prescaler provide exact 1s clock

External Interrupts

- Edge sensitive or level sensitive
- Interrupt mask and pending bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- Selected USART channels SIN have an external interrupt for wake-up

Non Maskable Interrupt

- Disabled after reset
- Once enabled, can not be disabled other than by reset.
- Level high or level low sensitive
- Pin shared with external interrupt 0.

Alarm Comparator

- Monitors an external voltage and generates an interrupt in case of a voltage lower or higher than the defined thresholds
- Threshold voltages defined externally or generated internally
- Status is readable, interrupts can be masked separately

I/O Ports

- Virtually all external pins can be used as general purpose I/O
- All push-pull outputs (except when used as I²C SDA/SCL line)
- Bit-wise programmable as input/output or peripheral signal
- Bit-wise programmable input enable
- Bit-wise programmable input levels: Automotive / CMOS-Schmitt trigger / TTL
- Bit-wise programmable pull-up resistor
- Bit-wise programmable output driving strength for EMI optimization

Packages

- 100-pin plastic LQFP

Flash Memory

- Supports automatic programming, Embedded Algorithm
- Write/Erase/Erase-Suspend/Resume commands
- A flag indicating completion of the algorithm
- Number of erase cycles: 10,000 times
- Data retention time: 20 years
- Erase can be performed on each sector individually
- Sector protection
- Flash Security feature to protect the content of the Flash Memory
- Low voltage detection during Flash erase

Contents

Features.....	1	Notes on Power-on.....	48
Product Lineup	5	Stabilization of Power Supply Voltage.....	49
Block Diagram	7	SMC Power Supply Pins	49
Pin Assignments	8	Serial Communication	49
Pin Function Description	9	Clock Modulator	49
Pin Circuit Type	11	Electrical Characteristics.....	50
I/O Circuit Type	13	Absolute Maximum Ratings.....	50
Memory Map.....	18	Recommended Operating Conditions	53
RAMSTART/END and External Bus End Addresses	19	DC Characteristics	54
User ROM Memory Map for Flash Devices	20	AC Characteristics.....	63
User ROM Memory Map for Mask ROM Devices	21	Analog Digital Converter	73
Serial Programming Communication Interface	22	Alarm Comparator	77
I/O Map.....	23	Low Voltage Detector Characteristics	79
Interrupt Vector Table	44	FLASH Memory Program/Erase Characteristics	81
Handling Devices.....	47	Example Characteristics.....	82
Latch-up Prevention	47	Temperature Dependency of Power Supply Currents	82
Unused Pins Handling.....	47	Frequency Dependency of Power Supply Currents in PLL	88
External Clock Usage.....	47	Run Mode.....	88
Unused Sub Clock Signal.....	48	Ordering Information.....	90
Notes on PLL Clock Mode Operation	48	Package Dimension.....	91
Power Supply Pins (VCC/VSS)	48	Major Changes.....	92
Crystal Oscillator and Ceramic Resonator Circuit	48	Revision History	93
Turn on Sequence of Power Supply to A/D Converter and	48	Document History.....	96
Analog Inputs	48	Sales, Solutions, and Legal Information	97
Pin Handling When Not Using the A/D Converter	48		


1. Product Lineup

Features		CY96V300C	CY96(F)39x
Product type		Evaluation sample	Flash product: CY96F39x Mask ROM product: CY9639x
Product options			
RS		NA	Low voltage reset can be disabled / Single clock devices
RW			Low voltage reset can be disabled / Dual clock devices
Flash/ROM	RAM		
96 KB	5 KB	ROM/Flash memory emulation by external RAM, 92 KB internal RAM	CY96393R
160 KB	8 KB		CY96395R
160 KB	8 KB		CY96F395R
Package		BGA416	LQI100
DMA		16 channels	None
USART		10 channels	3 channels
I ² C		2 channels	1 channel
A/D Converter		40 channels	11 channels
A/D Converter Reference Voltage switch		Yes	No
16-bit Reload Timer		6 channels + 1 channel (for PPG)	4 channels + 1 channel (for PPG)
16-bit Free-Running Timer		4 channels	2 channels
16-bit Output Compare		12 channels	4 channels
16-bit Input Capture		12 channels	4 channels
16-bit Programmable Pulse Generator		20 channels	4 channels
CAN Interface		5 channels	1 channel
Stepping Motor Controller		6 channels	4 channels
External Interrupts		16 channels	8 channels
Non-Maskable Interrupt		1 channel	
Sound generator		2 channels	1 channel
LCD Controller		4 COM x 72 SEG	4 COM x 49 SEG
Real Time Clock		1	
I/O Ports		136	74 for part number with suffix "W", 76 for part number with suffix "S"
Alarm comparator		2 channels	1 channel

Features	CY96V300C	CY96(F)39x
External bus interface	Yes	No
Clock output function	2 channels	
Low voltage reset	Yes	
On-chip RC-oscillator	Yes	


2. Block Diagram

Block Diagram of CY96(F)39x



3. Pin Assignments

Pin Assignment of CY96(F)39x



*1: Devices with suffix W: X0A, X1A
Devices with suffix S: P04_0, P04_1

(LQ100)

4. Pin Function Description

Pin Function Description (1 / 2)

Pin Name	Feature	Description
ADTG	ADC	A/D converter trigger input
ALARMn	Alarm comparator	Alarm Comparator n input
ANn	ADC	A/D converter channel n input
AV _{CC}	Supply	Analog circuits power supply
AVRH	ADC	A/D converter high reference voltage input
AVRL	ADC	A/D converter low reference voltage input
AV _{SS}	Supply	Analog circuits power supply
C	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock output function	Clock Output function n output
CKOTn_R	Clock output function	Relocated Clock Output function n output
CKOTXn	Clock output function	Clock Output function n inverted output
CKOTXn_R	Clock output function	Relocated Clock Output function n inverted output
COMn	LCD	LCD COM pins
DV _{CC}	Supply	SMC pins power supply
FRCKn	Free Running Timer	Free Running Timer n input
FRCKn_R	Free Running Timer	Relocated Free Running Timer n input
INn	ICU	Input Capture Unit n input
INn_R	ICU	Relocated Input Capture Unit n input
INTn	External Interrupt	External Interrupt n input
INTn_R	External Interrupt	Relocated External Interrupt n input
MDn	Core	Input pins for specifying the operating mode.
NMI	External Interrupt	Non-Maskable Interrupt input
OUTn	OCU	Output Compare Unit n waveform output
OUTn_R	OCU	Relocated Output Compare Unit n waveform output
Pxx_n	GPIO	General purpose IO
PPGn	PPG	Programmable Pulse Generator n output
PPGn_R	PPG	Relocated Programmable Pulse Generator n output
PWMn	SMC	SMC PWM high current
RSTX	Core	Reset input
RXn	CAN	CAN interface n RX input

Pin Function Description (2 / 2)

Pin Name	Feature	Description
SCKn	USART	USART n serial clock input/output
SCLn	I ² C	I ² C interface n clock I/O input/output
SDAn	I ² C	I ² C interface n serial data I/O input/output
SEGN	LCD	LCD segment n
SGA	Sound Generator	SG amplitude output
SGO	Sound Generator	SG sound/tone output
SINn	USART	USART n serial data input
SOTn	USART	USART n serial data output
TINn	Reload Timer	Reload Timer n event input
TOTn	Reload Timer	Reload Timer n output
TTGn	PPG	Programmable Pulse Generator n trigger input
TXn	CAN	CAN interface n TX output
Vn	LCD	LCD voltage references
V _{CC}	Supply	Power supply
V _{SS}	Supply	Power supply
WOT	RTC	Real Timer clock output
X0	Clock	Oscillator input
X0A	Clock	Subclock Oscillator input (only for devices with suffix "W")
X1	Clock	Oscillator output
X1A	Clock	Subclock Oscillator output (only for devices with suffix "W")

5. Pin Circuit Type

Pin Circuit Types (1 of 2)

LQI100	
Pin No.	Circuit Type ^{*1}
1	Supply
2	F
3 to 10	J
11, 12	N
13 to 17	K
18	Supply
19 to 20	G
21	Supply
22 to 24	K
25, 26	Supply
27 to 29	K
30 to 34	M
35, 36	Supply
37 to 43	M
44, 45	Supply
46 to 49	M
50, 51	Supply
52 to 54	C
55, 56	A
57	Supply
58, 59	B ^{*2}
58, 59	H ^{*3}
60	E
61 to 74	J
75, 76	Supply
77 to 92	J
93 to 96	L

Pin Circuit Types (2 of 2)





LQI100	
Pin No.	Circuit Type ^{*1}
97 to 99	H
100	Supply




*1: Please refer to "6. I/O Circuit Type" for details on the I/O circuit types



*2: Devices with suffix "W"



*3: Devices without suffix "W"


6. I/O Circuit Type

Type	Circuit	Remarks
A		High-speed oscillation circuit: • Programmable between oscillation mode (external crystal or resonator connected to X0/X1 pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin) • Programmable feedback resistor = approx. $2 \times 0.5 \text{ M}\Omega$. Feedback resistor is grounded in the center when the oscillator is disabled or in FCI mode
B		Low-speed oscillation circuit: • Programmable feedback resistor = approx. $20 \text{ M}\Omega$ (X1A: $19.5 \text{ M}\Omega$, X0A: $0.5 \text{ M}\Omega$). Feedback resistor is grounded in the center when the oscillator is disabled
C		• Mask ROM and EVA device: CMOS Hysteresis input pin • Flash device: CMOS input pin
E		• CMOS Hysteresis input pin • Pull-up resistor value: approx. $50 \text{ k}\Omega$

Type	Circuit	Remarks
F		Power supply input protection circuit
G		- A/D converter ref+ (AVRH/AVRH2) power supply input pin with protection circuit - Flash devices do not have a protection circuit against VCC for pins AVRH/AVRH2 - Devices without AVRH reference switch do not have an analog switch for the AVRL pin
H		- CMOS level output (programmable $I_{OL} = 5 \text{ mA}$, $I_{OH} = -5 \text{ mA}$ and $I_{OL} = 2 \text{ mA}$, $I_{OH} = -2 \text{ mA}$) 2 different CMOS hysteresis inputs with input shutdown function - Automotive input with input shutdown function - TTL input with input shutdown function - Programmable pull-up resistor: 50 kΩ approx.

Type	Circuit	Remarks
J		• CMOS level output (programmable $I_{OL} = 5\text{ mA}$, $I_{OH} = -5\text{ mA}$ and $I_{OL} = 2\text{ mA}$, $I_{OH} = -2\text{ mA}$) • 2 different CMOS hysteresis inputs with input shutdown function • Automotive input with input shutdown function • TTL input with input shutdown function • Programmable pull-up resistor: 50 kΩ approx. • SEG or COM output
K		• CMOS level output (programmable $I_{OL} = 5\text{ mA}$, $I_{OH} = -5\text{ mA}$ and $I_{OL} = 2\text{ mA}$, $I_{OH} = -2\text{ mA}$) • 2 different CMOS hysteresis inputs with input shutdown function • Automotive input with input shutdown function • TTL input with input shutdown function. • Programmable pull-up resistor: 50 kΩ approx. • Analog input • SEG output

Type	Circuit	Remarks
L		• CMOS level output (programmable $I_{OL} = 5\text{ mA}$, $I_{OH} = -5\text{ mA}$ and $I_{OL} = 2\text{ mA}$, $I_{OH} = -2\text{ mA}$) • 2 different CMOS hysteresis inputs with input shutdown function • Automotive input with input shutdown function • TTL input with input shutdown function • Programmable pull-up resistor: 50 kΩ approx. • Analog input • Vx input • SEG output
M		• CMOS level output (programmable $I_{OL} = 5\text{ mA}$, $I_{OH} = -5\text{ mA}$ and $I_{OL} = 2\text{ mA}$, $I_{OH} = -2\text{ mA}$, $I_{OL} = 30\text{ mA}$, $I_{OH} = -30\text{ mA}$) • 2 different CMOS hysteresis inputs with input shutdown function • Automotive input with input shutdown function • TTL input with input shutdown function • Programmable pull-up resistor: 50 kΩ approx.

Type	Circuit	Remarks
N	 pull-up control P-ch Pout N-ch Nout *1 R Standby control for input shutdown Hysteresis input Hysteresis input Automotive input TTL input	• CMOS level output ($I_{OL} = 3 \text{ mA}$, $I_{OH} = -3 \text{ mA}$) • 2 different CMOS hysteresis inputs with input shutdown function • Automotive input with input shutdown function • TTL input with input shutdown function • Programmable pull-up resistor: 50 kΩ approx. *1: N-channel transistor has slewrate control according to I²C spec, irrespective of usage. Output fall time delay is defined in AC spec of I²C as t_{of}.

7. Memory Map

CY96V300B		CY96(F)39x	
FF:FFFF _H	Emulation ROM		USER ROM / Reserved* ⁴
DE:0000 _H			
	External Bus		Reserved
10:0000 _H			
0F:E000 _H	Boot-ROM		Boot-ROM
	Reserved		
0E:0000 _H			
	External RAM		Reserved
02:0000 _H			
	Internal RAM bank 1		
01:0000 _H			
	ROM/RAM MIRROR		ROM/RAM MIRROR
00:8000 _H			
	Internal RAM bank 0	RAMSTART0* ²	Internal RAM bank 0
RAMSTART0* ³			Reserved
00:0C00 _H	External Bus		
	Peripherals		Peripherals
00:0380 _H			
00:0180 _H	GPR* ¹		GPR* ¹
00:0100 _H	DMA		Reserved
00:00F0 _H	External Bus		Reserved
00:0000 _H	Peripheral		Peripheral

*1: Unused GPR banks can be used as RAM area

*2: For RAMSTART0 addresses, please refer to the table on the next page.

*3: For EVA device, RAMSTART0 depends on the configuration of the emulated device.

*4: For details about USER ROM area, see the 9. "User ROM Memory Map for Flash Devices" on the following pages.

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

8. RAMSTART/END and External Bus End Addresses

Devices	Bank 0 RAM Size	RAMSTART0
CY96393	5 KByte	00:6E40 _H
CY96395	8 KByte	00:6240 _H
CY96F395	8 KByte	00:6240 _H

9. User ROM Memory Map for Flash Devices

CY96F395R		
CPU mode address	Flash memory mode address	Flash size 160 kByte
FF:FFFF _H FF:0000 _H	3F:FFFF _H 3F:0000 _H	S39 - 64 K
FE:FFFF _H FE:0000 _H	3E:FFFF _H 3E:0000 _H	S38 - 64 K
FD:FFFF _H FD:0000 _H	3D:FFFF _H 3D:0000 _H	Reserved
FC:FFFF _H FC:0000 _H	3C:FFFF _H 3C:0000 _H	
FB:FFFF _H FB:0000 _H	3B:FFFF _H 3B:0000 _H	
FA:FFFF _H FA:0000 _H	3A:FFFF _H 3A:0000 _H	
F9:FFFF _H F9:0000 _H	39:FFFF _H 39:0000 _H	
F8:FFFF _H F8:0000 _H	38:FFFF _H 38:0000 _H	
F7:FFFF _H F7:0000 _H	37:FFFF _H 37:0000 _H	
F6:FFFF _H F6:0000 _H	36:FFFF _H 36:0000 _H	
F5:FFFF _H F5:0000 _H	35:FFFF _H 35:0000 _H	
F4:FFFF _H F4:0000 _H	34:FFFF _H 34:0000 _H	
F3:FFFF _H F3:0000 _H	33:FFFF _H 33:0000 _H	
F2:FFFF _H F2:0000 _H	32:FFFF _H 32:0000 _H	
F1:FFFF _H F1:0000 _H	31:FFFF _H 31:0000 _H	
F0:FFFF _H F0:0000 _H	30:FFFF _H 30:0000 _H	
E0:FFFF _H		
E0:0000 _H DF:FFFF _H		
DF:8000 _H		
DF:7FFF _H DF:6000 _H	1F:7FFF _H 1F:6000 _H	SA3 - 8 K
DF:5FFF _H DF:4000 _H	1F:5FFF _H 1F:4000 _H	SA2 - 8 K
DF:3FFF _H DF:2000 _H	1F:3FFF _H 1F:2000 _H	SA1 - 8 K
DF:1FFF _H DF:0000 _H	1F:1FFF _H 1F:0000 _H	SA0 - 8 K ^{*1}
DE:FFFF _H		Reserved
DE:0000 _H		

*1: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:0000_H - DF:007F_H

10. User ROM Memory Map for Mask ROM Devices

	CY96393	CY96395
CPU address	ROM size 96 KByte	ROM size 160 KByte
FF:FFFF _H	64 K ROM	128 K ROM
FF:0000 _H		
FE:FFFF _H		
FE:0000 _H		
FD:FFFF _H	Reserved	Reserved
FD:0000 _H		
E0:0000 _H		
DF:FFFF _H		
DF:8000 _H	32 K ROM	32 K ROM
DF:7FFF _H		
DF:0080 _H	ROM configuration block RCB	ROM configuration block RCB
DF:007F _H		
DF:0000 _H	Reserved	Reserved
DE:FFFF _H		
DE:0000 _H		

11. Serial Programming Communication Interface

USART Pins for Flash Serial Programming (MD[2:0] = 010, Serial Communication mode)

CY96(F)39x		
Pin Number	USART Number	Normal Function
LQFP-100		
8	USART0	SIN0
9		SOT0
10		SCK0
3	USART1	SIN1
4		SOT1
5		SCK1
46	USART2	SIN2
47		SOT2
48		SCK2

Note: If a Flash programmer and its software needs to use a handshaking pin, Cypress suggests to the tool vendor to support at least port P00_1 on pin 88.

If handshaking is used by the tool but P00_1 is not available in customer's application, Cypress suggests to the customer to check the tool manual or to contact the tool vendor for alternative handshaking pins.

12. I/O Map

I/O Map CY96(F)39x (1 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
000000 _H	I/O Port P00 - Port Data Register	PDR00		R/W
000001 _H	I/O Port P01 - Port Data Register	PDR01		R/W
000002 _H	I/O Port P02 - Port Data Register	PDR02		R/W
000003 _H	I/O Port P03 - Port Data Register	PDR03		R/W
000004 _H	I/O Port P04 - Port Data Register	PDR04		R/W
000005 _H	I/O Port P05 - Port Data Register	PDR05		R/W
000006 _H	I/O Port P06 - Port Data Register	PDR06		R/W
000007 _H	Reserved			-
000008 _H	I/O Port P08 - Port Data Register	PDR08		R/W
000009 _H	I/O Port P09 - Port Data Register	PDR09		R/W
00000A _H	I/O Port P10 - Port Data Register	PDR10		R/W
00000B _H	I/O Port P11 - Port Data Register	PDR11		R/W
00000C _H	I/O Port P12 - Port Data Register	PDR12		R/W
00000D _H	I/O Port P13 - Port Data Register	PDR13		R/W
00000E _H - 000017 _H	Reserved			-
000018 _H	ADC0 - Control Status register Low	ADCSL	ADCS	R/W
000019 _H	ADC0 - Control Status register High	ADCSH		R/W
00001A _H	ADC0 - Data Register Low	ADCRL	ADCR	R
00001B _H	ADC0 - Data Register High	ADCRH		R
00001C _H	ADC0 - Setting Register		ADSR	R/W
00001D _H	ADC0 - Setting Register			R/W
00001E _H	ADC0 - Extended Configuration Register	ADECR		R/W
00001F _H	Reserved			-
000020 _H	FRT0 - Data register of free-running timer		TCDT0	R/W
000021 _H	FRT0 - Data register of free-running timer			R/W
000022 _H	FRT0 - Control status register of free-running timer Low	TCCSL0	TCCS0	R/W
000023 _H	FRT0 - Control status register of free-running timer High	TCCSH0		R/W
000024 _H	FRT1 - Data register of free-running timer		TCDT1	R/W
000025 _H	FRT1 - Data register of free-running timer			R/W

I/O Map CY96(F)39x (2 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
000026 _H	FRT1 - Control status register of free-running timer Low	TCCSL1	TCCS1	R/W
000027 _H	FRT1 - Control status register of free-running timer High	TCCSH1		R/W
000028 _H	OCU0 - Output Compare Control Status	OCS0		R/W
000029 _H	OCU1 - Output Compare Control Status	OCS1		R/W
00002A _H	OCU0 - Compare Register		OCCP0	R/W
00002B _H	OCU0 - Compare Register			R/W
00002C _H	OCU1 - Compare Register		OCCP1	R/W
00002D _H	OCU1 - Compare Register			R/W
00002E _H	OCU2 - Output Compare Control Status	OCS2		R/W
00002F _H	OCU3 - Output Compare Control Status	OCS3		R/W
000030 _H	OCU2 - Compare Register		OCCP2	R/W
000031 _H	OCU2 - Compare Register			R/W
000032 _H	OCU3 - Compare Register		OCCP3	R/W
000033 _H	OCU3 - Compare Register			R/W
000034 _H - 00003F _H	Reserved			-
000040 _H	ICU0/ICU1 - Control Status Register	ICS01		R/W
000041 _H	ICU0/ICU1 - Edge register	ICE01		R/W
000042 _H	ICU0 - Capture Register Low	IPCPL0	IPCP0	R
000043 _H	ICU0 - Capture Register High	IPCPH0		R
000044 _H	ICU1 - Capture Register Low	IPCPL1	IPCP1	R
000045 _H	ICU1 - Capture Register High	IPCPH1		R
000046 _H - 000051 _H	Reserved			-
000052 _H	ICU6/ICU7 - Control Status Register	ICS67		R/W
000053 _H	ICU6/ICU7 - Edge register	ICE67		R/W
000054 _H	ICU6 - Capture Register Low	IPCPL6	IPCP6	R
000055 _H	ICU6 - Capture Register High	IPCPH6		R
000056 _H	ICU7 - Capture Register Low	IPCPL7	IPCP7	R
000057 _H	ICU7 - Capture Register High	IPCPH7		R
000058 _H	EXTINT0 - External Interrupt Enable Register	ENIR0		R/W

I/O Map CY96(F)39x (3 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
000059 _H	EXTINT0 - External Interrupt Interrupt request Register	EIRR0		R/W
00005A _H	EXTINT0 - External Interrupt Level Select Low	ELVRL0	ELVR0	R/W
00005B _H	EXTINT0 - External Interrupt Level Select High	ELVRH0		R/W
00005C _H - 00005F _H	Reserved			-
000060 _H	RLT0 - Timer Control Status Register Low	TMCSRL0	TMCSR0	R/W
000061 _H	RLT0 - Timer Control Status Register High	TMCSRH0		R/W
000062 _H	RLT0 - Reload Register - for writing		TMRLR0	W
000062 _H	RLT0 - Reload Register - for reading		TMR0	R
000063 _H	RLT0 - Reload Register - for writing			W
000063 _H	RLT0 - Reload Register - for reading			R
000064 _H	RLT1 - Timer Control Status Register Low	TMCSRL1	TMCSR1	R/W
000065 _H	RLT1 - Timer Control Status Register High	TMCSRH1		R/W
000066 _H	RLT1 - Reload Register - for writing		TMRLR1	W
000066 _H	RLT1 - Reload Register - for reading		TMR1	R
000067 _H	RLT1 - Reload Register - for writing			W
000067 _H	RLT1 - Reload Register - for reading			R
000068 _H	RLT2 - Timer Control Status Register Low	TMCSRL2	TMCSR2	R/W
000069 _H	RLT2 - Timer Control Status Register High	TMCSRH2		R/W
00006A _H	RLT2 - Reload Register - for writing		TMRLR2	W
00006A _H	RLT2 - Reload Register - for reading		TMR2	R
00006B _H	RLT2 - Reload Register - for writing			W
00006B _H	RLT2 - Reload Register - for reading			R
00006C _H	RLT3 - Timer Control Status Register Low	TMCSRL3	TMCSR3	R/W
00006D _H	RLT3 - Timer Control Status Register High	TMCSRH3		R/W
00006E _H	RLT3 - Reload Register - for writing		TMRLR3	W
00006E _H	RLT3 - Reload Register - for reading		TMR3	R
00006F _H	RLT3 - Reload Register - for writing			W
00006F _H	RLT3 - Reload Register - for reading			R
000070 _H	RLT6 - Timer Control Status Register Low (dedic. RLT for PPG)	TMCSRL6	TMCSR6	R/W

I/O Map CY96(F)39x (4 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
000071 _H	RLT6 - Timer Control Status Register High (dedic. RLT for PPG)	TMCSRH6		R/W
000072 _H	RLT6 - Reload Register (dedic. RLT for PPG) - for writing		TMRLR6	W
000072 _H	RLT6 - Reload Register (dedic. RLT for PPG) - for reading		TMR6	R
000073 _H	RLT6 - Reload Register (dedic. RLT for PPG) - for writing			W
000073 _H	RLT6 - Reload Register (dedic. RLT for PPG) - for reading			R
000074 _H	PPG3-PPG0 - General Control register 1 Low	GCN1L0	GCN10	R/W
000075 _H	PPG3-PPG0 - General Control register 1 High	GCN1H0		R/W
000076 _H	PPG3-PPG0 - General Control register 2 Low	GCN2L0	GCN20	R/W
000077 _H	PPG3-PPG0 - General Control register 2 High	GCN2H0		R/W
000078 _H	PPG0 - Timer register		PTMR0	R
000079 _H	PPG0 - Timer register			R
00007A _H	PPG0 - Period setting register		PCSR0	W
00007B _H	PPG0 - Period setting register			W
00007C _H	PPG0 - Duty cycle register		PDUT0	W
00007D _H	PPG0 - Duty cycle register			W
00007E _H	PPG0 - Control status register Low	PCNL0	PCN0	R/W
00007F _H	PPG0 - Control status register High	PCNH0		R/W
000080 _H	PPG1 - Timer register		PTMR1	R
000081 _H	PPG1 - Timer register			R
000082 _H	PPG1 - Period setting register		PCSR1	W
000083 _H	PPG1 - Period setting register			W
000084 _H	PPG1 - Duty cycle register		PDUT1	W
000085 _H	PPG1 - Duty cycle register			W
000086 _H	PPG1 - Control status register Low	PCNL1	PCN1	R/W
000087 _H	PPG1 - Control status register High	PCNH1		R/W
000088 _H	PPG2 - Timer register		PTMR2	R
000089 _H	PPG2 - Timer register			R
00008A _H	PPG2 - Period setting register		PCSR2	W
00008B _H	PPG2 - Period setting register			W
00008C _H	PPG2 - Duty cycle register		PDUT2	W

I/O Map CY96(F)39x (5 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
00008D _H	PPG2 - Duty cycle register			W
00008E _H	PPG2 - Control status register Low	PCNL2	PCN2	R/W
00008F _H	PPG2 - Control status register High	PCNH2		R/W
000090 _H	PPG3 - Timer register		PTMR3	R
000091 _H	PPG3 - Timer register			R
000092 _H	PPG3 - Period setting register		PCSR3	W
000093 _H	PPG3 - Period setting register			W
000094 _H	PPG3 - Duty cycle register		PDUT3	W
000095 _H	PPG3 - Duty cycle register			W
000096 _H	PPG3 - Control status register Low	PCNL3	PCN3	R/W
000097 _H	PPG3 - Control status register High	PCNH3		R/W
000098 _H - 0000AB _H	Reserved			-
0000AC _H	I2C0 - Bus Status Register	IBSR0		R
0000AD _H	I2C0 - Bus Control Register	IBCR0		R/W
0000AE _H	I2C0 - Ten bit Slave address Register Low	ITBAL0	ITBA0	R/W
0000AF _H	I2C0 - Ten bit Slave address Register High	ITBAH0		R/W
0000B0 _H	I2C0 - Ten bit Address mask Register Low	ITMKL0	ITMK0	R/W
0000B1 _H	I2C0 - Ten bit Address mask Register High	ITMKH0		R/W
0000B2 _H	I2C0 - Seven bit Slave address Register	ISBA0		R/W
0000B3 _H	I2C0 - Seven bit Address mask Register	ISMK0		R/W
0000B4 _H	I2C0 - Data Register	IDAR0		R/W
0000B5 _H	I2C0 - Clock Control Register	ICCR0		R/W
0000B6 _H - 0000BF _H	Reserved			-
0000C0 _H	USART0 - Serial Mode Register	SMR0		R/W
0000C1 _H	USART0 - Serial Control Register	SCR0		R/W
0000C2 _H	USART0 - TX Register	TDR0		W
0000C2 _H	USART0 - RX Register	RDR0		R
0000C3 _H	USART0 - Serial Status	SSR0		R/W
0000C4 _H	USART0 - Control/Com. Register	ECCR0		R/W

I/O Map CY96(F)39x (6 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
0000C5 _H	USART0 - Ext. Status Register	ESCR0		R/W
0000C6 _H	USART0 - Baud Rate Generator Register Low	BGRL0	BGR0	R/W
0000C7 _H	USART0 - Baud Rate Generator Register High	BGRH0		R/W
0000C8 _H	USART0 - Extended Serial Interrupt Register	ESIR0		R/W
0000C9 _H	Reserved			-
0000CA _H	USART1 - Serial Mode Register	SMR1		R/W
0000CB _H	USART1 - Serial Control Register	SCR1		R/W
0000CC _H	USART1 - TX Register	TDR1		W
0000CC _H	USART1 - RX Register	RDR1		R
0000CD _H	USART1 - Serial Status	SSR1		R/W
0000CE _H	USART1 - Control/Com. Register	ECCR1		R/W
0000CF _H	USART1 - Ext. Status Register	ESCR1		R/W
0000D0 _H	USART1 - Baud Rate Generator Register Low	BGRL1	BGR1	R/W
0000D1 _H	USART1 - Baud Rate Generator Register High	BGRH1		R/W
0000D2 _H	USART1 - Extended Serial Interrupt Register	ESIR1		R/W
0000D3 _H	Reserved			-
0000D4 _H	USART2 - Serial Mode Register	SMR2		R/W
0000D5 _H	USART2 - Serial Control Register	SCR2		R/W
0000D6 _H	USART2 - TX Register	TDR2		W
0000D6 _H	USART2 - RX Register	RDR2		R
0000D7 _H	USART2 - Serial Status	SSR2		R/W
0000D8 _H	USART2 - Control/Com. Register	ECCR2		R/W
0000D9 _H	USART2 - Ext. Status Register	ESCR2		R/W
0000DA _H	USART2 - Baud Rate Generator Register Low	BGRL2	BGR2	R/W
0000DB _H	USART2 - Baud Rate Generator Register High	BGRH2		R/W
0000DC _H	USART2 - Extended Serial Interrupt Register	ESIR2		R/W
0000DD _H - 00017F _H	Reserved			-
000180 _H - 00037F _H	CPU - General Purpose registers (RAM access)	GPR_RAM		R/W
000380 _H - 00039F _H	Reserved			-

I/O Map CY96(F)39x (7 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
0003A0 _H	Interrupt level register	ILR	ICR	R/W
0003A1 _H	Interrupt index register	IDX		R/W
0003A2 _H	Interrupt vector table base register Low	TBRL	TBR	R/W
0003A3 _H	Interrupt vector table base register High	TBRH		R/W
0003A4 _H	Delayed Interrupt register	DIRR		R/W
0003A5 _H	Non Maskable Interrupt register	NMI		R/W
0003A6 _H - 0003AB _H	Reserved			-
0003AC _H	EDSU communication interrupt selection Low	EDSU2L	EDSU2	R/W
0003AD _H	EDSU communication interrupt selection High	EDSU2H		R/W
0003AE _H	ROM mirror control register	ROMM		R/W
0003AF _H	EDSU configuration register	EDSU		R/W
0003B0 _H	Memory patch control/status register ch 0/1		PFCS0	R/W
0003B1 _H	Memory patch control/status register ch 0/1			R/W
0003B2 _H	Memory patch control/status register ch 2/3		PFCS1	R/W
0003B3 _H	Memory patch control/status register ch 2/3			R/W
0003B4 _H	Memory patch control/status register ch 4/5		PFCS2	R/W
0003B5 _H	Memory patch control/status register ch 4/5			R/W
0003B6 _H	Memory patch control/status register ch 6/7		PFCS3	R/W
0003B7 _H	Memory patch control/status register ch 6/7			R/W
0003B8 _H	Memory Patch function - Patch address 0 low	PFAL0		R/W
0003B9 _H	Memory Patch function - Patch address 0 middle	PFAM0		R/W
0003BA _H	Memory Patch function - Patch address 0 high	PFAH0		R/W
0003BB _H	Memory Patch function - Patch address 1 low	PFAL1		R/W
0003BC _H	Memory Patch function - Patch address 1 middle	PFAM1		R/W
0003BD _H	Memory Patch function - Patch address 1 high	PFAH1		R/W
0003BE _H	Memory Patch function - Patch address 2 low	PFAL2		R/W
0003BF _H	Memory Patch function - Patch address 2 middle	PFAM2		R/W
0003C0 _H	Memory Patch function - Patch address 2 high	PFAH2		R/W
0003C1 _H	Memory Patch function - Patch address 3 low	PFAL3		R/W
0003C2 _H	Memory Patch function - Patch address 3 middle	PFAM3		R/W

I/O Map CY96(F)39x (8 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
0003C3 _H	Memory Patch function - Patch address 3 high	PFAH3		R/W
0003C4 _H	Memory Patch function - Patch address 4 low	PFAL4		R/W
0003C5 _H	Memory Patch function - Patch address 4 middle	PFAM4		R/W
0003C6 _H	Memory Patch function - Patch address 4 high	PFAH4		R/W
0003C7 _H	Memory Patch function - Patch address 5 low	PFAL5		R/W
0003C8 _H	Memory Patch function - Patch address 5 middle	PFAM5		R/W
0003C9 _H	Memory Patch function - Patch address 5 high	PFAH5		R/W
0003CA _H	Memory Patch function - Patch address 6 low	PFAL6		R/W
0003CB _H	Memory Patch function - Patch address 6 middle	PFAM6		R/W
0003CC _H	Memory Patch function - Patch address 6 high	PFAH6		R/W
0003CD _H	Memory Patch function - Patch address 7 low	PFAL7		R/W
0003CE _H	Memory Patch function - Patch address 7 middle	PFAM7		R/W
0003CF _H	Memory Patch function - Patch address 7 high	PFAH7		R/W
0003D0 _H	Memory Patch function - Patch data 0 Low	PFDL0	PFD0	R/W
0003D1 _H	Memory Patch function - Patch data 0 High	PFDH0		R/W
0003D2 _H	Memory Patch function - Patch data 1 Low	PFDL1	PFD1	R/W
0003D3 _H	Memory Patch function - Patch data 1 High	PFDH1		R/W
0003D4 _H	Memory Patch function - Patch data 2 Low	PFDL2	PFD2	R/W
0003D5 _H	Memory Patch function - Patch data 2 High	PFDH2		R/W
0003D6 _H	Memory Patch function - Patch data 3 Low	PFDL3	PFD3	R/W
0003D7 _H	Memory Patch function - Patch data 3 High	PFDH3		R/W
0003D8 _H	Memory Patch function - Patch data 4 Low	PFDL4	PFD4	R/W
0003D9 _H	Memory Patch function - Patch data 4 High	PFDH4		R/W
0003DA _H	Memory Patch function - Patch data 5 Low	PFDL5	PFD5	R/W
0003DB _H	Memory Patch function - Patch data 5 High	PFDH5		R/W
0003DC _H	Memory Patch function - Patch data 6 Low	PFDL6	PFD6	R/W
0003DD _H	Memory Patch function - Patch data 6 High	PFDH6		R/W
0003DE _H	Memory Patch function - Patch data 7 Low	PFDL7	PFD7	R/W
0003DF _H	Memory Patch function - Patch data 7 High	PFDH7		R/W
0003E0 _H - 0003F0 _H	Reserved			-

I/O Map CY96(F)39x (9 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
0003F1 _H	Memory Control Status Register A	MCSRA		R/W
0003F2 _H	Memory Timing Configuration Register A Low	MTCRAL	MTCRA	R/W
0003F3 _H	Memory Timing Configuration Register A High	MTCRAH		R/W
0003F4 _H – 0003F7 _H	Reserved			-
0003F8 _H	Flash Memory Write Control register 0	FMWC0		R/W
0003F9 _H	Flash Memory Write Control register 1	FMWC1		R/W
0003FA _H	Flash Memory Write Control register 2	FMWC2		R/W
0003FB _H	Flash Memory Write Control register 3	FMWC3		R/W
0003FC _H	Flash Memory Write Control register 4	FMWC4		R/W
0003FD _H	Flash Memory Write Control register 5	FMWC5		R/W
0003FE _H – 0003FF _H	Reserved			-
000400 _H	Standby Mode control register	SMCR		R/W
000401 _H	Clock select register	CKSR		R/W
000402 _H	Clock Stabilisation select register	CKSSR		R/W
000403 _H	Clock monitor register	CKMR		R
000404 _H	Clock Frequency control register Low	CKFCRL	CKFCR	R/W
000405 _H	Clock Frequency control register High	CKFCRH		R/W
000406 _H	PLL Control register Low	PLLCRL	PLLCR	R/W
000407 _H	PLL Control register High	PLLCRH		R/W
000408 _H	RC clock timer control register	RCTCR		R/W
000409 _H	Main clock timer control register	MCTCR		R/W
00040A _H	Sub clock timer control register	SCTCR		R/W
00040B _H	Reset cause and clock status register with clear function	RCCSRC		R
00040C _H	Reset configuration register	RCR		R/W
00040D _H	Reset cause and clock status register	RCCSR		R
00040E _H	Watch dog timer configuration register	WDTC		R/W
00040F _H	Watch dog timer clear pattern register	WDTCP		W
000410 _H – 000414 _H	Reserved			-
000415 _H	Clock output activation register	COAR		R/W

I/O Map CY96(F)39x (10 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
000416 _H	Clock output configuration register 0	COCR0		R/W
000417 _H	Clock output configuration register 1	COCR1		R/W
000418 _H	Clock Modulator control register	CMCR		R/W
000419 _H	Reserved			-
00041A _H	Clock Modulator Parameter register Low	CMPRL	CMPR	R/W
00041B _H	Clock Modulator Parameter register High	CMPRH		R/W
00041C _H - 00042B _H	Reserved			-
00042C _H	Voltage Regulator Control register	VRCR		R/W
00042D _H	Clock Input and LVD Control Register	CILCR		R/W
00042E _H - 00042F _H	Reserved			-
000430 _H	I/O Port P00 - Data Direction Register	DDR00		R/W
000431 _H	I/O Port P01 - Data Direction Register	DDR01		R/W
000432 _H	I/O Port P02 - Data Direction Register	DDR02		R/W
000433 _H	I/O Port P03 - Data Direction Register	DDR03		R/W
000434 _H	I/O Port P04 - Data Direction Register	DDR04		R/W
000435 _H	I/O Port P05 - Data Direction Register	DDR05		R/W
000436 _H	I/O Port P06 - Data Direction Register	DDR06		R/W
000437 _H	Reserved			-
000438 _H	I/O Port P08 - Data Direction Register	DDR08		R/W
000439 _H	I/O Port P09 - Data Direction Register	DDR09		R/W
00043A _H	I/O Port P10 - Data Direction Register	DDR10		R/W
00043B _H	I/O Port P11 - Data Direction Register	DDR11		R/W
00043C _H	I/O Port P12 - Data Direction Register	DDR12		R/W
00043D _H	I/O Port P13 - Data Direction Register	DDR13		R/W
00043E _H - 000443 _H	Reserved			-
000444 _H	I/O Port P00 - Port Input Enable Register	PIER00		R/W
000445 _H	I/O Port P01 - Port Input Enable Register	PIER01		R/W
000446 _H	I/O Port P02 - Port Input Enable Register	PIER02		R/W
000447 _H	I/O Port P03 - Port Input Enable Register	PIER03		R/W

I/O Map CY96(F)39x (11 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
000448 _H	I/O Port P04 - Port Input Enable Register	PIER04		R/W
000449 _H	I/O Port P05 - Port Input Enable Register	PIER05		R/W
00044A _H	I/O Port P06 - Port Input Enable Register	PIER06		R/W
00044B _H	Reserved			-
00044C _H	I/O Port P08 - Port Input Enable Register	PIER08		R/W
00044D _H	I/O Port P09 - Port Input Enable Register	PIER09		R/W
00044E _H	I/O Port P10 - Port Input Enable Register	PIER10		R/W
00044F _H	I/O Port P11 - Port Input Enable Register	PIER11		R/W
000450 _H	I/O Port P12 - Port Input Enable Register	PIER12		R/W
000451 _H	I/O Port P13 - Port Input Enable Register	PIER13		R/W
000452 _H - 000457 _H	Reserved			-
000458 _H	I/O Port P00 - Port Input Level Register	PILR00		R/W
000459 _H	I/O Port P01 - Port Input Level Register	PILR01		R/W
00045A _H	I/O Port P02 - Port Input Level Register	PILR02		R/W
00045B _H	I/O Port P03 - Port Input Level Register	PILR03		R/W
00045C _H	I/O Port P04 - Port Input Level Register	PILR04		R/W
00045D _H	I/O Port P05 - Port Input Level Register	PILR05		R/W
00045E _H	I/O Port P06 - Port Input Level Register	PILR06		R/W
00045F _H	Reserved			-
000460 _H	I/O Port P08 - Port Input Level Register	PILR08		R/W
000461 _H	I/O Port P09 - Port Input Level Register	PILR09		R/W
000462 _H	I/O Port P10 - Port Input Level Register	PILR10		R/W
000463 _H	I/O Port P11 - Port Input Level Register	PILR11		R/W
000464 _H	I/O Port P12 - Port Input Level Register	PILR12		R/W
000465 _H	I/O Port P13 - Port Input Level Register	PILR13		R/W
000466 _H - 00046B _H	Reserved			-
00046C _H	I/O Port P00 - Extended Port Input Level Register	EPILR00		R/W
00046D _H	I/O Port P01 - Extended Port Input Level Register	EPILR01		R/W
00046E _H	I/O Port P02 - Extended Port Input Level Register	EPILR02		R/W

I/O Map CY96(F)39x (12 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
00046F _H	I/O Port P03 - Extended Port Input Level Register	EPILR03		R/W
000470 _H	I/O Port P04 - Extended Port Input Level Register	EPILR04		R/W
000471 _H	I/O Port P05 - Extended Port Input Level Register	EPILR05		R/W
000472 _H	I/O Port P06 - Extended Port Input Level Register	EPILR06		R/W
000473 _H	Reserved			-
000474 _H	I/O Port P08 - Extended Port Input Level Register	EPILR08		R/W
000475 _H	I/O Port P09 - Extended Port Input Level Register	EPILR09		R/W
000476 _H	I/O Port P10 - Extended Port Input Level Register	EPILR10		R/W
000477 _H	I/O Port P11 - Extended Port Input Level Register	EPILR11		R/W
000478 _H	I/O Port P12 - Extended Port Input Level Register	EPILR12		R/W
000479 _H	I/O Port P13 - Extended Port Input Level Register	EPILR13		R/W
00047A _H - 00047F _H	Reserved			-
000480 _H	I/O Port P00 - Port Output Drive Register	PODR00		R/W
000481 _H	I/O Port P01 - Port Output Drive Register	PODR01		R/W
000482 _H	I/O Port P02 - Port Output Drive Register	PODR02		R/W
000483 _H	I/O Port P03 - Port Output Drive Register	PODR03		R/W
000484 _H	I/O Port P04 - Port Output Drive Register	PODR04		R/W
000485 _H	I/O Port P05 - Port Output Drive Register	PODR05		R/W
000486 _H	I/O Port P06 - Port Output Drive Register	PODR06		R/W
000487 _H	Reserved			-
000488 _H	I/O Port P08 - Port Output Drive Register	PODR08		R/W
000489 _H	I/O Port P09 - Port Output Drive Register	PODR09		R/W
00048A _H	I/O Port P10 - Port Output Drive Register	PODR10		R/W
00048B _H	I/O Port P11 - Port Output Drive Register	PODR11		R/W
00048C _H	I/O Port P12 - Port Output Drive Register	PODR12		R/W
00048D _H	I/O Port P13 - Port Output Drive Register	PODR13		R/W
00048E _H - 00049B _H	Reserved			-
00049C _H	I/O Port P08 - Port High Drive Register	PHDR08		R/W
00049D _H	I/O Port P09 - Port High Drive Register	PHDR09		R/W

I/O Map CY96(F)39x (13 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
00049E _H	I/O Port P10 - Port High Drive Register	PHDR10		R/W
00049F _H - 0004A7 _H	Reserved			-
0004A8 _H	I/O Port P00 - Pull-Up resistor Control Register	PUCR00		R/W
0004A9 _H	I/O Port P01 - Pull-Up resistor Control Register	PUCR01		R/W
0004AA _H	I/O Port P02 - Pull-Up resistor Control Register	PUCR02		R/W
0004AB _H	I/O Port P03 - Pull-Up resistor Control Register	PUCR03		R/W
0004AC _H	I/O Port P04 - Pull-Up resistor Control Register	PUCR04		R/W
0004AD _H	I/O Port P05 - Pull-Up resistor Control Register	PUCR05		R/W
0004AE _H	I/O Port P06 - Pull-Up resistor Control Register	PUCR06		R/W
0004AF _H	Reserved			-
0004B0 _H	I/O Port P08 - Pull-Up resistor Control Register	PUCR08		R/W
0004B1 _H	I/O Port P09 - Pull-Up resistor Control Register	PUCR09		R/W
0004B2 _H	I/O Port P10 - Pull-Up resistor Control Register	PUCR10		R/W
0004B3 _H	I/O Port P11 - Pull-Up resistor Control Register	PUCR11		R/W
0004B4 _H	I/O Port P12 - Pull-Up resistor Control Register	PUCR12		R/W
0004B5 _H	I/O Port P13 - Pull-Up resistor Control Register	PUCR13		R/W
0004B6 _H - 0004BB _H	Reserved			-
0004BC _H	I/O Port P00 - External Pin State Register	EPSR00		R
0004BD _H	I/O Port P01 - External Pin State Register	EPSR01		R
0004BE _H	I/O Port P02 - External Pin State Register	EPSR02		R
0004BF _H	I/O Port P03 - External Pin State Register	EPSR03		R
0004C0 _H	I/O Port P04 - External Pin State Register	EPSR04		R
0004C1 _H	I/O Port P05 - External Pin State Register	EPSR05		R
0004C2 _H	I/O Port P06 - External Pin State Register	EPSR06		R
0004C3 _H	Reserved			-
0004C4 _H	I/O Port P08 - External Pin State Register	EPSR08		R
0004C5 _H	I/O Port P09 - External Pin State Register	EPSR09		R
0004C6 _H	I/O Port P10 - External Pin State Register	EPSR10		R
0004C7 _H	I/O Port P11 - External Pin State Register	EPSR11		R

I/O Map CY96(F)39x (14 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
0004C8 _H	I/O Port P12 - External Pin State Register	EPSR12		R
0004C9 _H	I/O Port P13 - External Pin State Register	EPSR13		R
0004CA _H - 0004CF _H	Reserved			-
0004D0 _H	ADC analog input enable register 0	ADER0		R/W
0004D1 _H	ADC analog input enable register 1	ADER1		R/W
0004D2 _H	ADC analog input enable register 2	ADER2		R/W
0004D3 _H	ADC analog input enable register 3	ADER3		R/W
0004D4 _H	ADC analog input enable register 4	ADER4		R/W
0004D5 _H	Reserved			-
0004D6 _H	Peripheral Resource Relocation Register 0	PRRR0		R/W
0004D7 _H	Peripheral Resource Relocation Register 1	PRRR1		R/W
0004D8 _H	Peripheral Resource Relocation Register 2	PRRR2		R/W
0004D9 _H	Peripheral Resource Relocation Register 3	PRRR3		R/W
0004DA _H	Peripheral Resource Relocation Register 4	PRRR4		R/W
0004DB _H	Peripheral Resource Relocation Register 5	PRRR5		R/W
0004DC _H	Peripheral Resource Relocation Register 6	PRRR6		R/W
0004DD _H	Peripheral Resource Relocation Register 7	PRRR7		R/W
0004DE _H	Peripheral Resource Relocation Register 8	PRRR8		R/W
0004DF _H	Peripheral Resource Relocation Register 9	PRRR9		R/W
0004E0 _H	RTC - Sub Second Register L	WTBRL0	WTBR0	R/W
0004E1 _H	RTC - Sub Second Register M	WTBRH0		R/W
0004E2 _H	RTC - Sub-Second Register H	WTBR1		R/W
0004E3 _H	RTC - Second Register	WTSR		R/W
0004E4 _H	RTC - Minutes	WTMR		R/W
0004E5 _H	RTC - Hour	WTHR		R/W
0004E6 _H	RTC - Timer Control Extended Register	WT CER		R/W
0004E7 _H	RTC - Clock select register	WTCKSR		R/W
0004E8 _H	RTC - Timer Control Register Low	WTCRL	WTCR	R/W
0004E9 _H	RTC - Timer Control Register High	WTCRH		R/W
0004EA _H	CAL - Calibration unit Control register	CUCR		R/W

I/O Map CY96(F)39x (15 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
0004EB _H	Reserved			-
0004EC _H	CAL - Duration Timer Data Register Low	CUTDL	CUTD	R/W
0004ED _H	CAL - Duration Timer Data Register High	CUTDH		R/W
0004EE _H	CAL - Calibration Timer Register 2 Low	CUTR2L	CUTR2	R
0004EF _H	CAL - Calibration Timer Register 2 High	CUTR2H		R
0004F0 _H	CAL - Calibration Timer Register 1 Low	CUTR1L	CUTR1	R
0004F1 _H	CAL - Calibration Timer Register 1 High	CUTR1H		R
0004F2 _H - 0004F9 _H	Reserved			-
0004FA _H	RLT - Timer input select (for Cascading)	TMISR		R/W
0004FB _H - 00055F _H	Reserved			-
000560 _H	ALARM0 - Control Status Register	ACSR0		R/W
000561 _H	ALARM0 - Extended Control Status Register	AECSR0		R/W
000562 _H - 0005DF _H	Reserved			-
0005E0 _H	SMC0 - PWM control register	PWC0		R/W
0005E1 _H	SMC0 - Extended control register (Output enable)	PWEC0		R/W
0005E2 _H	SMC0 - PWM compare register PWM 1		PWC10	R/W
0005E3 _H	SMC0 - PWM compare register PWM 1			R/W
0005E4 _H	SMC0 - PWM compare register PWM 2		PWC20	R/W
0005E5 _H	SMC0 - PWM compare register PWM 2			R/W
0005E6 _H	SMC0 - PWM Select register	PWS10		R/W
0005E7 _H	SMC0 - PWM Select register	PWS20		R/W
0005E8 _H - 0005E9 _H	Reserved			-
0005EA _H	SMC1 - PWM control register	PWC1		R/W
0005EB _H	SMC1 - Extended control register (Output enable)	PWEC1		R/W
0005EC _H	SMC1 - PWM compare register PWM 1		PWC11	R/W
0005ED _H	SMC1 - PWM compare register PWM 1			R/W
0005EE _H	SMC1 - PWM compare register PWM 2		PWC21	R/W
0005EF _H	SMC1 - PWM compare register PWM 2			R/W

I/O Map CY96(F)39x (16 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
0005F0 _H	SMC1 - PWM Select register	PWS11		R/W
0005F1 _H	SMC1 - PWM Select register	PWS21		R/W
0005F2 _H - 0005F3 _H	Reserved			-
0005F4 _H	SMC2 - PWM control register	PWC2		R/W
0005F5 _H	SMC2 - Extended control register (Output enable)	PWEC2		R/W
0005F6 _H	SMC2 - PWM compare register PWM 1		PWC12	R/W
0005F7 _H	SMC2 - PWM compare register PWM 1			R/W
0005F8 _H	SMC2 - PWM compare register PWM 2		PWC22	R/W
0005F9 _H	SMC2 - PWM compare register PWM 2			R/W
0005FA _H	SMC2 - PWM Select register	PWS12		R/W
0005FB _H	SMC2 - PWM Select register	PWS22		R/W
0005FC _H - 000607 _H	Reserved			-
000608 _H	SMC4 - PWM control register	PWC4		R/W
000609 _H	SMC4 - Extended control register (Output enable)	PWEC4		R/W
00060A _H	SMC4 - PWM compare register PWM 1		PWC14	R/W
00060B _H	SMC4 - PWM compare register PWM 1			R/W
00060C _H	SMC4 - PWM compare register PWM 2		PWC24	R/W
00060D _H	SMC4 - PWM compare register PWM 2			R/W
00060E _H	SMC4 - PWM Select register	PWS14		R/W
00060F _H	SMC4 - PWM Select register	PWS24		R/W
000610 _H - 00061B _H	Reserved			-
00061C _H	LCD - Output Enable Register 0 (Seg 7-0)	LCDER0		R/W
00061D _H	LCD - Output Enable Register 1 (Seg 15-8)	LCDER1		R/W
00061E _H	LCD - Output Enable Register 2 (Seg 23-16)	LCDER2		R/W
00061F _H	LCD - Output Enable Register 3 (Seg 31-24)	LCDER3		R/W
000620 _H	LCD - Output Enable Register 4 (Seg 39-32)	LCDER4		R/W
000621 _H	LCD - Output Enable Register 5 (Seg 47-40)	LCDER5		R/W
000622 _H	LCD - Output Enable Register 6 (Seg 55-48)	LCDER6		R/W
000623 _H	LCD - Output Enable Register 7 (Seg 63-56)	LCDER7		R/W

I/O Map CY96(F)39x (17 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
000624 _H	LCD - Output Enable Register 8 (Seg 71-64)	LCDER8		R/W
000625 _H	Reserved			-
000626 _H	LCD - Output Enable Register V (Vx)	LCDVER		R/W
000627 _H	LCD - Extended Control Register	LECR		R/W
000628 _H	LCD - Common pin switching register	LCDCMR		R/W
000629 _H	LCD - Control Register	LCR		R/W
00062A _H	LCD - Data register for Segment 1-0	VRAM0		R/W
00062B _H	LCD - Data register for Segment 3-2	VRAM1		R/W
00062C _H	LCD - Data register for Segment 5-4	VRAM2		R/W
00062D _H	LCD - Data register for Segment 7-6	VRAM3		R/W
00062E _H	LCD - Data register for Segment 9-8	VRAM4		R/W
00062F _H	LCD - Data register for Segment 11-10	VRAM5		R/W
000630 _H	LCD - Data register for Segment 13-12	VRAM6		R/W
000631 _H	LCD - Data register for Segment 15-14	VRAM7		R/W
000632 _H	LCD - Data register for Segment 17-16	VRAM8		R/W
000633 _H	LCD - Data register for Segment 19-18	VRAM9		R/W
000634 _H	LCD - Data register for Segment 21-20	VRAM10		R/W
000635 _H	LCD - Data register for Segment 23-22	VRAM11		R/W
000636 _H	LCD - Data register for Segment 25-24	VRAM12		R/W
000637 _H	LCD - Data register for Segment 27-26	VRAM13		R/W
000638 _H	LCD - Data register for Segment 29-28	VRAM14		R/W
000639 _H	LCD - Data register for Segment 31-30	VRAM15		R/W
00063A _H	LCD - Data register for Segment 33-32	VRAM16		R/W
00063B _H	LCD - Data register for Segment 35-34	VRAM17		R/W
00063C _H	LCD - Data register for Segment 37-36	VRAM18		R/W
00063D _H	LCD - Data register for Segment 39-38	VRAM19		R/W
00063E _H	LCD - Data register for Segment 41-40	VRAM20		R/W
00063F _H	LCD - Data register for Segment 43-42	VRAM21		R/W
000640 _H	LCD - Data register for Segment 45-44	VRAM22		R/W
000641 _H	LCD - Data register for Segment 47-46	VRAM23		R/W

I/O Map CY96(F)39x (18 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
000642 _H	LCD - Data register for Segment 49-48	VRAM24		R/W
000643 _H	LCD - Data register for Segment 51-50	VRAM25		R/W
000644 _H	LCD - Data register for Segment 53-52	VRAM26		R/W
000645 _H	LCD - Data register for Segment 55-54	VRAM27		R/W
000646 _H	LCD - Data register for Segment 57-56	VRAM28		R/W
000647 _H	LCD - Data register for Segment 59-58	VRAM29		R/W
000648 _H	LCD - Data register for Segment 61-60	VRAM30		R/W
000649 _H	LCD - Data register for Segment 63-62	VRAM31		R/W
00064A _H	LCD - Data register for Segment 65-64	VRAM32		R/W
00064B _H - 00065F _H	Reserved			-
000660 _H	Peripheral Resource Relocation Register 10	PRRR10		R/W
000661 _H	Peripheral Resource Relocation Register 11	PRRR11		R/W
000662 _H	Peripheral Resource Relocation Register 12	PRRR12		R/W
000663 _H	Peripheral Resource Relocation Register 13	PRRR13		W
000664 _H - 0006FF _H	Reserved			-
000700 _H	CAN0 - Control register Low	CTRLRL0	CTRLR0	R/W
000701 _H	CAN0 - Control register High (reserved)	CTRLRH0		R
000702 _H	CAN0 - Status register Low	STATRL0	STATR0	R/W
000703 _H	CAN0 - Status register High (reserved)	STATRH0		R
000704 _H	CAN0 - Error Counter Low (Transmit)	ERRCNTL0	ERRCNT0	R
000705 _H	CAN0 - Error Counter High (Receive)	ERRCNTH0		R
000706 _H	CAN0 - Bit Timing Register Low	BTRL0	BTR0	R/W
000707 _H	CAN0 - Bit Timing Register High	BTRH0		R/W
000708 _H	CAN0 - Interrupt Register Low	INTRL0	INTR0	R
000709 _H	CAN0 - Interrupt Register High	INTRH0		R
00070A _H	CAN0 - Test Register Low	TESTRL0	TESTR0	R/W
00070B _H	CAN0 - Test Register High (reserved)	TESTRH0		R
00070C _H	CAN0 - BRP Extension register Low	BRPERL0	BRPER0	R/W
00070D _H	CAN0 - BRP Extension register High (reserved)	BRPERH0		R

I/O Map CY96(F)39x (19 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
00070E _H - 00070F _H	Reserved			-
000710 _H	CAN0 - IF1 Command request register Low	IF1CREQL0	IF1CREQ0	R/W
000711 _H	CAN0 - IF1 Command request register High	IF1CREQH0		R/W
000712 _H	CAN0 - IF1 Command Mask register Low	IF1CMSKL0	IF1CMSK0	R/W
000713 _H	CAN0 - IF1 Command Mask register High (reserved)	IF1CMSKH0		R
000714 _H	CAN0 - IF1 Mask 1 Register Low	IF1MSK1L0	IF1MSK10	R/W
000715 _H	CAN0 - IF1 Mask 1 Register High	IF1MSK1H0		R/W
000716 _H	CAN0 - IF1 Mask 2 Register Low	IF1MSK2L0	IF1MSK20	R/W
000717 _H	CAN0 - IF1 Mask 2 Register High	IF1MSK2H0		R/W
000718 _H	CAN0 - IF1 Arbitration 1 Register Low	IF1ARB1L0	IF1ARB10	R/W
000719 _H	CAN0 - IF1 Arbitration 1 Register High	IF1ARB1H0		R/W
00071A _H	CAN0 - IF1 Arbitration 2 Register Low	IF1ARB2L0	IF1ARB20	R/W
00071B _H	CAN0 - IF1 Arbitration 2 Register High	IF1ARB2H0		R/W
00071C _H	CAN0 - IF1 Message Control Register Low	IF1MCTRL0	IF1MCTR0	R/W
00071D _H	CAN0 - IF1 Message Control Register High	IF1MCTRH0		R/W
00071E _H	CAN0 - IF1 Data A1 Low	IF1DTA1L0	IF1DTA10	R/W
00071F _H	CAN0 - IF1 Data A1 High	IF1DTA1H0		R/W
000720 _H	CAN0 - IF1 Data A2 Low	IF1DTA2L0	IF1DTA20	R/W
000721 _H	CAN0 - IF1 Data A2 High	IF1DTA2H0		R/W
000722 _H	CAN0 - IF1 Data B1 Low	IF1DTB1L0	IF1DTB10	R/W
000723 _H	CAN0 - IF1 Data B1 High	IF1DTB1H0		R/W
000724 _H	CAN0 - IF1 Data B2 Low	IF1DTB2L0	IF1DTB20	R/W
000725 _H	CAN0 - IF1 Data B2 High	IF1DTB2H0		R/W
000726 _H - 00073F _H	Reserved			-
000740 _H	CAN0 - IF2 Command request register Low	IF2CREQL0	IF2CREQ0	R/W
000741 _H	CAN0 - IF2 Command request register High	IF2CREQH0		R/W
000742 _H	CAN0 - IF2 Command Mask register Low	IF2CMSKL0	IF2CMSK0	R/W
000743 _H	CAN0 - IF2 Command Mask register High (reserved)	IF2CMSKH0		R
000744 _H	CAN0 - IF2 Mask 1 Register Low	IF2MSK1L0	IF2MSK10	R/W

I/O Map CY96(F)39x (20 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
000745 _H	CAN0 - IF2 Mask 1 Register High	IF2MSK1H0		R/W
000746 _H	CAN0 - IF2 Mask 2 Register Low	IF2MSK2L0	IF2MSK20	R/W
000747 _H	CAN0 - IF2 Mask 2 Register High	IF2MSK2H0		R/W
000748 _H	CAN0 - IF2 Arbitration 1 Register Low	IF2ARB1L0	IF2ARB10	R/W
000749 _H	CAN0 - IF2 Arbitration 1 Register High	IF2ARB1H0		R/W
00074A _H	CAN0 - IF2 Arbitration 2 Register Low	IF2ARB2L0	IF2ARB20	R/W
00074B _H	CAN0 - IF2 Arbitration 2 Register High	IF2ARB2H0		R/W
00074C _H	CAN0 - IF2 Message Control Register Low	IF2MCTRL0	IF2MCTR0	R/W
00074D _H	CAN0 - IF2 Message Control Register High	IF2MCTRH0		R/W
00074E _H	CAN0 - IF2 Data A1 Low	IF2DTA1L0	IF2DTA10	R/W
00074F _H	CAN0 - IF2 Data A1 High	IF2DTA1H0		R/W
000750 _H	CAN0 - IF2 Data A2 Low	IF2DTA2L0	IF2DTA20	R/W
000751 _H	CAN0 - IF2 Data A2 High	IF2DTA2H0		R/W
000752 _H	CAN0 - IF2 Data B1 Low	IF2DTB1L0	IF2DTB10	R/W
000753 _H	CAN0 - IF2 Data B1 High	IF2DTB1H0		R/W
000754 _H	CAN0 - IF2 Data B2 Low	IF2DTB2L0	IF2DTB20	R/W
000755 _H	CAN0 - IF2 Data B2 High	IF2DTB2H0		R/W
000756 _H - 00077F _H	Reserved			-
000780 _H	CAN0 - Transmission Request 1 Register Low	TREQR1L0	TREQR10	R
000781 _H	CAN0 - Transmission Request 1 Register High	TREQR1H0		R
000782 _H	CAN0 - Transmission Request 2 Register Low	TREQR2L0	TREQR20	R
000783 _H	CAN0 - Transmission Request 2 Register High	TREQR2H0		R
000784 _H - 00078F _H	Reserved			-
000790 _H	CAN0 - New Data 1 Register Low	NEWDT1L0	NEWDT10	R
000791 _H	CAN0 - New Data 1 Register High	NEWDT1H0		R
000792 _H	CAN0 - New Data 2 Register Low	NEWDT2L0	NEWDT20	R
000793 _H	CAN0 - New Data 2 Register High	NEWDT2H0		R
000794 _H - 00079F _H	Reserved			-
0007A0 _H	CAN0 - Interrupt Pending 1 Register Low	INTPND1L0	INTPND10	R

I/O Map CY96(F)39x (21 / 21)

Address	Register	Abbreviation 8-bit Access	Abbreviation 16-bit Access	Access
0007A1 _H	CAN0 - Interrupt Pending 1 Register High	INTPND1H0		R
0007A2 _H	CAN0 - Interrupt Pending 2 Register Low	INTPND2L0	INTPND20	R
0007A3 _H	CAN0 - Interrupt Pending 2 Register High	INTPND2H0		R
0007A4 _H - 0007AF _H	Reserved			-
0007B0 _H	CAN0 - Message Valid 1 Register Low	MSGVAL1L0	MSGVAL10	R
0007B1 _H	CAN0 - Message Valid 1 Register High	MSGVAL1H0		R
0007B2 _H	CAN0 - Message Valid 2 Register Low	MSGVAL2L0	MSGVAL20	R
0007B3 _H	CAN0 - Message Valid 2 Register High	MSGVAL2H0		R
0007B4 _H - 0007CD _H	Reserved			-
0007CE _H	CAN0 - Output enable register	COER0		R/W
0007CF _H	Reserved			-
0007D0 _H	SG0 - Sound Generator Control Register Low	SGCRL0	SGCR0	R/W
0007D1 _H	SG0 - Sound Generator Control Register High	SGCRH0		R/W
0007D2 _H	SG0 - Sound Generator Frequency Register	SGFR0		R/W
0007D3 _H	SG0 - Sound Generator Amplitude Register	SGAR0		R/W
0007D4 _H	SG0 - Sound Generator Decrement Register	SGDR0		R/W
0007D5 _H	SG0 - Sound Generator Tone Register	SGTR0		R/W
0007D6 _H - 000BFF _H	Reserved			-

Note: Any write access to reserved addresses in the I/O map should not be performed. A read access to a reserved address results in reading "X".

Registers of resources which are described in this table, but which are not supported by the device, should also be handled as "Reserved".

13. Interrupt Vector Table

Interrupt Vector Table CY96(F)39x (1 / 3)

Vector Number	Offset in Vector Table	Vector Name	Index in ICR to Program	Description
0	3FC _H	CALLV0	-	
1	3F8 _H	CALLV1	-	
2	3F4 _H	CALLV2	-	
3	3F0 _H	CALLV3	-	
4	3EC _H	CALLV4	-	
5	3E8 _H	CALLV5	-	
6	3E4 _H	CALLV6	-	
7	3E0 _H	CALLV7	-	
8	3DC _H	RESET	-	
9	3D8 _H	INT9	-	
10	3D4 _H	EXCEPTION	-	
11	3D0 _H	NMI	-	Non-Maskable Interrupt
12	3CC _H	DLY	12	Delayed Interrupt
13	3C8 _H	RC_TIMER	13	RC Timer
14	3C4 _H	MC_TIMER	14	Main Clock Timer
15	3C0 _H	SC_TIMER	15	Sub Clock Timer
16	3BC _H			Reserved
17	3B8 _H	EXTINT0	17	External Interrupt 0
18	3B4 _H	EXTINT1	18	External Interrupt 1
19	3B0 _H	EXTINT2	19	External Interrupt 2
20	3AC _H	EXTINT3	20	External Interrupt 3
21	3A8 _H	EXTINT4	21	External Interrupt 4
22	3A4 _H	EXTINT5	22	External Interrupt 5
23	3A0 _H	EXTINT6	23	External Interrupt 6
24	39C _H	EXTINT7	24	External Interrupt 7
25	398 _H	CAN0	25	CAN Controller 0
26	394 _H			Reserved
27	390 _H	PPG0	27	Programmable Pulse Generator 0
28	38C _H	PPG1	28	Programmable Pulse Generator 1
29	388 _H	PPG2	29	Programmable Pulse Generator 2
30	384 _H	PPG3	30	Programmable Pulse Generator 3
31	380 _H			Reserved
32	37C _H			Reserved
33	378 _H			Reserved
34	374 _H			Reserved

Interrupt Vector Table CY96(F)39x (2 / 3)

Vector Number	Offset in Vector Table	Vector Name	Index in ICR to Program	Description
35	370 _H	RLT0	35	Reload Timer 0
36	36C _H	RLT1	36	Reload Timer 1
37	368 _H	RLT2	37	Reload Timer 2
38	364 _H	RLT3	38	Reload Timer 3
39	360 _H	PPGRLT	39	Reload Timer 6 - dedicated for PPG
40	35C _H	ICU0	40	Input Capture Unit 0
41	358 _H	ICU1	41	Input Capture Unit 1
42	354 _H			Reserved
43	350 _H			Reserved
44	34C _H			Reserved
45	348 _H			Reserved
46	344 _H	ICU6	46	Input Capture Unit 6
47	340 _H	ICU7	47	Input Capture Unit 7
48	33C _H	OCU0	48	Output Compare Unit 0
49	338 _H	OCU1	49	Output Compare Unit 1
50	334 _H	OCU2	50	Output Compare Unit 2
51	330 _H	OCU3	51	Output Compare Unit 3
52	32C _H	FRT0	52	Free Running Timer 0
53	328 _H	FRT1	53	Free Running Timer 1
54	324 _H	RTC0	54	Real Timer Clock
55	320 _H	CAL0	55	Clock Calibration Unit
56	31C _H	SG0	56	Sound Generator 0
57	318 _H			Reserved
58	314 _H	IIC0	58	I2C interface
59	310 _H	ADC0	59	A/D Converter
60	30C _H	ALARM0	60	Alarm Comparator 0
61	308 _H			Reserved
62	304 _H	LINR0	62	LIN USART 0 RX
63	300 _H	LINT0	63	LIN USART 0 TX
64	2FC _H	LINR1	64	LIN USART 1 RX
65	2F8 _H	LINT1	65	LIN USART 1 TX
66	2F4 _H	LINR2	66	LIN USART 2 RX
67	2F0 _H	LINT2	67	LIN USART 2 TX
68	2EC _H			Reserved
69	2E8 _H			Reserved
70	2E4 _H			Reserved
71	2E0 _H			Reserved

Interrupt Vector Table CY96(F)39x (3 / 3)

Vector Number	Offset in Vector Table	Vector Name	Index in ICR to Program	Description
72	2DC _H	FLASH_A	72	Flash memory A (only Flash devices)
73	2D8 _H			Reserved

14. Handling Devices

Special Care is Required for the Following When Handling the Device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Unused sub clock signal
- Notes on PLL clock mode operation
- Power supply pins (V_{CC}/V_{SS})
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on energization
- Stabilization of power supply voltage
- SMC power supply pins
- Serial communication
- Clock modulator

14.1 Latch-up Prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V_{CC} pins and V_{SS} pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC} , $AVRH$) exceed the digital power-supply voltage.

14.2 Unused Pins Handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register $PIER = 0$).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than $2\text{ k}\Omega$.


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

14.3 External Clock Usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. Please refer to AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:


1. Single phase external clock

- When using a single phase external clock, X0 (X0A) pin must be driven and X1 (X1A) pin left open.



2. Opposite phase external clock

- When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins.



14.4 Unused Sub Clock Signal

If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.

14.5 Notes on PLL Clock Mode Operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

14.6 Power Supply Pins (V_{CC}/V_{SS})

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

V_{CC} and V_{SS} pins must be connected to the device from the power supply with lowest possible impedance.

As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1 μF between V_{CC} and V_{SS} pins as close as possible to V_{CC} and V_{SS} pins.

Please add the bypass capacitor of the power supply in order to not exceed 0.1 V/ μs .

14.7 Crystal Oscillator and Ceramic Resonator Circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

14.8 Turn on Sequence of Power Supply to A/D Converter and Analog Inputs

It is required to turn the A/D converter power supply (AV_{CC} , AV_{RH} , AV_{RL}) and analog inputs (AN_n) on after turning the digital power supply (V_{CC}) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed AV_{RH} or AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).

14.9 Pin Handling When Not Using the A/D Converter

It is required to connect the unused pins of the A/D converter as $AV_{CC} = V_{CC}$, $AV_{SS} = AV_{RH} = AV_{RL} = V_{SS}$.

14.10 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50 μs from 0.2 V to 2.7 V.

14.11 Stabilization of Power Supply Voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50 to 60 Hz) fall within 10 % of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes 0.1 V/ μ s or less in instantaneous fluctuation for power supply switching.

14.12 SMC Power Supply Pins

All DV_{SS} pins must be set to the same level as the V_{SS} pins.

The DV_{CC} power supply level can be set independently of the V_{CC} power supply level. However note that the SMC I/O pin state is undefined if DV_{CC} is powered on and V_{CC} is below 3 V. To avoid this, we recommend to always power V_{CC} before DV_{CC}.

14.13 Serial Communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

14.14 Clock Modulator

Please contact Cypress before using this function.

15. Electrical Characteristics

15.1 Absolute Maximum Ratings


Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage	V_{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
	AV_{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}^{*1}$
AD Converter voltage references	AVRH, AVRL	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$AV_{CC} \geq AVRH$, $AV_{CC} \geq AVRL$, $AVRH > AVRL$, $AVRL \geq AV_{SS}$
SMC Power supply	DV_{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	Please refer to ^{*7}
LCD power supply voltage	V0 to V3	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	V0 to V3 must not exceed V_{CC}
Input voltage	V_I	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_I \leq (D)V_{CC} + 0.3 \text{ V}^{*2}$
Output voltage	V_O	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_O \leq (D)V_{CC} + 0.3 \text{ V}^{*2}$
Maximum Clamp Current	I_{CLAMP}	-4.0	+4.0	mA	Applicable to general-purpose I/O pins ^{*3}
Total Maximum Clamp Current	$\Sigma I_{CLAMP} $	-	40	mA	Applicable to general-purpose I/O pins ^{*3}
"L" level maximum output current	I_{OL1}	-	15	mA	Outputs with driving strength set to 2 mA/3 mA/5 mA
	I_{OLSMC}	-	40	mA	High current outputs with driving strength set to 30 mA
"L" level average output current	I_{OLAV2}	-	2	mA	Outputs with driving strength set to 2 mA
	I_{OLAV3}	-	3	mA	Outputs of I/O circuit type "N"
	I_{OLAV5}	-	5	mA	Outputs with driving strength set to 5 mA
	$I_{OLAVSMC}$	-	30	mA	High current outputs with driving strength set to 30 mA
"L" level maximum overall output current	ΣI_{OL1}	-	100	mA	Normal outputs
	ΣI_{OLSMC}	-	330	mA	High current outputs
"L" level average overall output current	ΣI_{OLAV1}	-	50	mA	Normal outputs
	$\Sigma I_{OLAVSMC}$	-	250	mA	High current outputs
"H" level maximum output current	I_{OH1}	-	-15	mA	Outputs with driving strength set to 2 mA/3 mA/ 5mA
	I_{OHSMC}	-	-40	mA	High current outputs with driving strength set to 30 mA
"H" level average output current	I_{OHAV2}	-	-2	mA	Outputs with driving strength set to 2 mA
	I_{OHAV3}	-	-3	mA	Outputs of I/O circuit type "N"
	I_{OHAV5}	-	-5	mA	Outputs with driving strength set to 5mA
	$I_{OHAVSMC}$	-	-30	mA	High current outputs with driving strength set to 30 mA

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
"H" level maximum overall output current	ΣI_{OH1}	-	-100	mA	Normal outputs
	ΣI_{OHSMC}	-	-330	mA	High current outputs
"H" level average overall output current	ΣI_{OHAV1}	-	-50	mA	Normal outputs
	ΣI_{OHASMC}	-	-250	mA	High current outputs
Permitted Power dissipation (CY96F395) *4	P_D	-	255*5	mW	$T_A=105^\circ\text{C}$
		-	510*5	mW	$T_A=85^\circ\text{C}$
		-	830*5	mW	$T_A=60^\circ\text{C}$
		-	320*5	mW	$T_A=125^\circ\text{C}$, no Flash program/erase *6
		-	575*5	mW	$T_A=105^\circ\text{C}$, no Flash program/erase *6
Permitted Power dissipation (CY96393/395) *4	P_D	-	330*5	mW	$T_A=105^\circ\text{C}$
		-	660*5	mW	$T_A=85^\circ\text{C}$
		-	410*5	mW	$T_A=125^\circ\text{C}$ *6
		-	750*5	mW	$T_A=105^\circ\text{C}$ *6
Operating ambient temperature	T_A	0	+70	$^\circ\text{C}$	CY96V300C
		-40	+105		
		-40	+125		*6
Storage temperature	T_{STG}	-55	+150	$^\circ\text{C}$	

*1: AV_{CC} and V_{CC} must be set to the same voltage. It is required that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} neither when the power is switched on.

*2: V_I and V_O should not exceed $(D)V_{CC} + 0.3\text{ V}$. V_I should also not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/output voltages of high current ports depend on DV_{CC} . Input/output voltages of standard ports depend on V_{CC} .

- *3:
- Applicable to all general-purpose I/O pins (Pnn_m) except I/O pins with SEG or COM functionality.
 - Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).
 - No +B signal must be applied to any LCD I/O pin (including unused SEG/COM pins).
 - Sample recommended circuits:



- *4: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.
 The actual power dissipation depends on the customer application and can be calculated as follows:
 $P_D = P_{IO} + P_{INT}$
 $P_{IO} = \sum (V_{OL} * I_{OL} + V_{OH} * I_{OH})$ (IO load power dissipation, sum is performed on all IO ports)
 $P_{INT} = V_{CC} * (I_{CC} + I_A)$ (internal power dissipation)
 I_{CC} is the total core current consumption into V_{CC} as described in "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming or the clock modulator.
 I_A is the analog current consumption into AV_{CC} .
- *5: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.
- *6: Please contact Cypress for reliability limitations when using under these conditions.
- *7: If DV_{CC} is powered before V_{CC} , then SMC I/O pins state is undefined. To avoid this, we recommend to always power V_{CC} before DV_{CC} . It is not necessary to set V_{CC} and DV_{CC} to the same value.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

15.2 Recommended Operating Conditions

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	V_{CC}, DV_{CC}	3.0	-	5.5	V	
Smoothing capacitor at C pin	C_S	3.5	4.7	15	μF	Use a X7R ceramic capacitor or a capacitor that has similar frequency characteristics

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions. Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

15.3 DC Characteristics

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input H voltage	V_{IH}	Port inputs Pnn_m	CMOS Hysteresis 0.8/0.2 input selected	$0.8 V_{CC}$	-	$(D)V_{CC} + 0.3$	V	
			CMOS Hysteresis 0.7/0.3 input selected	$0.7 V_{CC}$	-	$(D)V_{CC} + 0.3$	V	$(D)V_{CC} \geq 4.5\text{ V}$
				$0.74 V_{CC}$	-	$(D)V_{CC} + 0.3$	V	$(D)V_{CC} < 4.5\text{ V}$
			AUTOMOTIVE Hysteresis input selected	$0.8 V_{CC}$	-	$(D)V_{CC} + 0.3$	V	
			TTL input selected	2.0	-	$(D)V_{CC} + 0.3$	V	
	V_{IH0F}	X0	External clock in "Fast Clock Input mode"	$0.8 V_{CC}$	-	$V_{CC} + 0.3$	V	
	V_{IH0S}	X0,X1, X0A,X1A	External clock in "oscillation mode"	2.5	-	$V_{CC} + 0.3$	V	
	V_{IHR}	RSTX	-	$0.8 V_{CC}$	-	$V_{CC} + 0.3$	V	CMOS Hysteresis input
Input L voltage	V_{IL}	Port inputs Pnn_m	CMOS Hysteresis 0.8/0.2 input selected	$V_{SS} - 0.3$	-	$0.2 (D)V_{CC}$	V	
			CMOS Hysteresis 0.7/0.3 input selected	$V_{SS} - 0.3$	-	$0.3 (D)V_{CC}$	V	
			AUTOMOTIVE Hysteresis input selected	$V_{SS} - 0.3$	-	$0.5 (D)V_{CC}$	V	$(D)V_{CC} \geq 4.5\text{ V}$
				$V_{SS} - 0.3$	-	$0.46 (D)V_{CC}$	V	$(D)V_{CC} < 4.5\text{ V}$
			TTL input selected	$V_{SS} - 0.3$	-	0.8	V	
	V_{IL0F}	X0	External clock in "Fast Clock Input mode"	$V_{SS} - 0.3$	-	$0.2 V_{CC}$	V	
	V_{IL0S}	X0,X1, X0A,X1A	External clock in "oscillation mode"	$V_{SS} - 0.3$	-	0.4	V	
	V_{ILR}	RSTX	-	$V_{SS} - 0.3$	-	$0.2 V_{CC}$	V	CMOS Hysteresis input
	V_{ILM}	MD2-MD0	-	$V_{SS} - 0.3$	-	$V_{SS} + 0.3$	V	

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Output H voltage	V_{OH2}	Normal and High Current outputs	$4.5\text{ V} \leq (D)V_{CC} \leq 5.5\text{ V}$ $I_{OH} = -2\text{ mA}$	$(D)V_{CC} - 0.5$	-	-	V	Driving strength set to 2mA (PODR:OD=1, PHDR:HD=0)
			$3.0\text{ V} \leq (D)V_{CC} < 4.5\text{ V}$ $I_{OH} = -1.6\text{ mA}$					
	V_{OH5}	Normal and High Current outputs	$4.5\text{ V} \leq (D)V_{CC} \leq 5.5\text{ V}$ $I_{OH} = -5\text{ mA}$	$(D)V_{CC} - 0.5$	-	-	V	Driving strength set to 5mA (PODR:OD=0, PHDR:HD=0)
			$3.0\text{ V} \leq (D)V_{CC} < 4.5\text{ V}$ $I_{OH} = -3\text{ mA}$					
	V_{OH30}	High current outputs	$4.5\text{ V} \leq DV_{CC} \leq 5.5\text{ V}$ $I_{OH} = -30\text{ mA}$	$DV_{CC} - 0.5$	-	-	V	Driving strength set to 30mA (PHDR:HD=1)
			$3.0\text{ V} \leq DV_{CC} < 4.5\text{ V}$ $I_{OH} = -20\text{ mA}$					
	V_{OH3}	3mA outputs	$4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OH} = -3\text{ mA}$	$V_{CC} - 0.5$	-	-	V	I/O circuit type "N"
			$3.0\text{ V} \leq V_{CC} < 4.5\text{ V}$ $I_{OH} = -2\text{ mA}$					

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Output L voltage	V_{OL2}	Normal and High Current outputs	$4.5\text{ V} \leq (D)V_{CC} \leq 5.5\text{ V}$ $I_{OL} = +2\text{ mA}$	-	-	0.4	V	Driving strength set to 2 mA (PODR:OD=1, PHDR:HD=0)
			$3.0\text{ V} \leq (D)V_{CC} < 4.5\text{ V}$ $I_{OL} = +1.6\text{ mA}$					
	V_{OL5}	Normal and High Current outputs	$4.5\text{ V} \leq (D)V_{CC} \leq 5.5\text{ V}$ $I_{OL} = +5\text{ mA}$	-	-	0.4	V	Driving strength set to 5 mA (PODR:OD=0, PHDR:HD=0)
			$3.0\text{ V} \leq (D)V_{CC} < 4.5\text{ V}$ $I_{OL} = +3\text{ mA}$					
	V_{OL30}	High current outputs	$4.5\text{ V} \leq DV_{CC} \leq 5.5\text{ V}$ $I_{OL} = +30\text{ mA}$	-	-	0.5	V	Driving strength set to 30 mA (PHDR:HD=1)
			$3.0\text{ V} \leq DV_{CC} < 4.5\text{ V}$ $I_{OL} = +20\text{ mA}$					
	V_{OL3}	3 mA outputs	$3.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OL} = +3\text{ mA}$	-	-	0.4	V	I/O circuit type "N"
Input leak current	I_{IL}	Pnn_m	$V_{SS} < V_I < V_{CC}$ $AV_{SS}, AV_{RL} < V_I < AV_{CC}, AV_{RH}$	-1	-	+1	μA	Single port pin
Total LCD leak current	$\Sigma I_{LCD} $	all SEG/COM pins	$V_{CC} = 5.0\text{ V}$	-	0.5	10	μA	Maximum leakage current of all LCD pins
Internal LCD divide resistance	R_{LCD}	Between V3 and V_{SS}	$V_{CC} = 5.0\text{ V}$	25	40	65	$\text{k}\Omega$	
Pull-up resistance	R_{UP}	Pnn_m, RSTX	$V_{CC} = 3.3\text{ V} \pm 10\%$	40	100	160	$\text{k}\Omega$	
			$V_{CC} = 5.0\text{ V} \pm 10\%$	25	50	100	$\text{k}\Omega$	

Note: Input/output voltages of high current ports depend on DV_{CC} , of other ports on V_{CC} .

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Condition (at T _A)	Value			Remarks	
			Typ	Max	Unit		
Power supply current in Run modes*	I _{CCPLL}	PLL Run mode with CLKS1/2 = CLKB = CLKP1 = 16 MHz, CLKP2 = 8 MHz 1 Flash/ROM wait state (CLKRC and CLKSC stopped)	+25°C	8	11	mA	CY96393/395
			+125°C	8.5	13		
			+25°C	15	20	mA	CY96F395
			+125°C	16	22.5		
		PLL Run mode with CLKS1/2 = CLKB = CLKP1 = 32 MHz, CLKP2 = 16 MHz 2 Flash/ROM wait states (CLKRC and CLKSC stopped)	+25°C	14	18	mA	CY96393/395
			+125°C	14.5	20		
			+25°C	23	29	mA	CY96F395
			+125°C	24.5	31.5		
		PLL Run mode with CLKS1/2 = 48 MHz, CLKB = CLKP1/2 = 24 MHz 0 Flash/ROM wait states (CLKRC and CLKSC stopped)	+25°C	13	17	mA	CY96393/395
			+125°C	13.5	19		
			+25°C	27	39	mA	CY96F395
			+125°C	28.5	41.5		
		PLL Run mode with CLKS1/2 = 80 MHz, CLKB = CLKP1 = 40 MHz, CLKP2 = 20 MHz 1 Flash/ROM wait state (CLKRC and CLKSC stopped. Core voltage at 1.9 V)	+25°C	19	23	mA	CY96393/395
			+125°C	19.5	25		
			+25°C	38	51	mA	CY96F395
			+125°C	39.5	53.5		
	I _{CCMAIN}	Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4 MHz 1 Flash/ROM wait state (CLKPLL, CLKSC and CLKRC stopped)	+25°C	2	3	mA	CY96393/395
			+125°C	2.5	4.5		
			+25°C	4.2	5.2	mA	CY96F395
			+125°C	4.7	7		
	I _{CCRCH}	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = 2 MHz 1 Flash/ROM wait state (CLKMC, CLKPLL and CLKSC stopped)	+25°C	1	2	mA	CY96393/395
			+125°C	1.5	3.5		
			+25°C	2.7	3.7	mA	CY96F395
			+125°C	3.2	5.4		

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Condition (at T_A)		Value			Remarks
				Typ	Max	Unit	
Power supply current in Run modes*	I_{CCRCL}	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = 100kHz, SMCR:LPMS = 0	+25°C	0.11	0.22	mA	CY96393/395
			+125°C	0.5	1.65		
		1 Flash/ROM wait state (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+25°C	0.4	0.6	mA	CY96F395
			+125°C	0.9	2.1		
		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = 100 kHz, SMCR:LPMS = 1	+25°C	0.08	0.17	mA	CY96393/395
			+125°C	0.47	1.6		
		1 Flash/ROM wait state (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode, no Flash programming/ erasing allowed)	+25°C	0.15	0.25	mA	CY96F395
			+125°C	0.55	1.75		
	I_{CCSUB}	Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32 kHz	+25°C	0.04	0.12	mA	CY96393/395
			+125°C	0.43	1.55		
		1 Flash/ROM wait state (CLKMC, CLKPLL and CLKRC stopped, no Flash programming/erasing allowed)	+25°C	0.1	0.2	mA	CY96F395
			+125°C	0.5	1.7		

($T_A = -40^\circ\text{C}$ to 125°C , $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Condition (at T_A)		Value			Remarks
				Typ	Max	Unit	
Power supply current in Sleep modes*	I_{CCSPLL}	PLL Sleep mode with CLKS1/2 = CLKP1 = 16 MHz, CLKP2 = 8 MHz (CLKRC and CLKSC stopped)	+25°C	4	6	mA	CY96393/395
			+125°C	4.5	8		
			+25°C	4	6	mA	CY96F395
			+125°C	4.6	8		
		PLL Sleep mode with CLKS1/2 = CLKP1 = 32 MHz, CLKP2 = 16 MHz (CLKRC and CLKSC stopped)	+25°C	6.5	9	mA	CY96393/395
			+125°C	7	11		
			+25°C	7	9.5	mA	CY96F395
			+125°C	7.6	11.5		
		PLL Sleep mode with CLKS1/2 = 48 MHz, CLKP1/2 = 24 MHz (CLKRC and CLKSC stopped)	+25°C	6.5	8.5	mA	CY96393/395
			+125°C	7	10.5		
			+25°C	7	9	mA	CY96F395
			+125°C	7.6	11		
		PLL Sleep mode with CLKS1/2 = 80 MHz, CLKP1 = 40 MHz, CLKP2 = 20 MHz (CLKRC and CLKSC stopped. Core voltage at 1.9 V)	+25°C	9.5	11.5	mA	CY96393/395
			+125°C	10	13.5		
			+25°C	11	13	mA	CY96F395
			+125°C	11.6	15		
	I_{CCSMAN}	Main Sleep mode with CLKS1/2 = CLKP1/2 = 4 MHz (CLKPLL, CLKSC and CLKRC stopped)	+25°C	0.9	1.3	mA	CY96393/395
			+125°C	1.4	2.8		
			+25°C	1.3	1.8	mA	CY96F395
			+125°C	1.8	3.3		
	I_{CCSRCH}	RC Sleep mode with CLKS1/2 = CLKP1/2 = 2 MHz (CLKMC, CLKPLL and CLKSC stopped)	+25°C	0.5	0.9	mA	CY96393/395
			+125°C	1	2.4		
			+25°C	0.8	1.4	mA	CY96F395
			+125°C	1.3	2.9		

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Condition (at T _A)		Value			Remarks
				Typ	Max	Unit	
Power supply current in Sleep modes*	I _{CCSRCL}	RC Sleep mode with CLKS1/2 = CLKP1/2 = 100 kHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+25 °C	0.07	0.18	mA	CY96393/395
			+125 °C	0.46	1.6		
			+25 °C	0.3	0.5	mA	CY96F395
			+125 °C	0.7	2		
		RC Sleep mode with CLKS1/2 = CLKP1/2 = 100 kHz, SMCR:LPMSS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+25 °C	0.04	0.13	mA	CY96393/395
			+125 °C	0.43	1.55		
			+25 °C	0.05	0.15	mA	CY96F395
			+125 °C	0.44	1.6		
	I _{CCSSUB}	Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32 kHz (CLKMC, CLKPLL and CLKRC stopped)	+25 °C	0.035	0.11	mA	CY96393/395
			+125 °C	0.42	1.55		
			+25 °C	0.04	0.12	mA	CY96F395
			+125 °C	0.43	1.55		
Power supply current in Timer modes*	I _{CCTPLL}	PLL Timer mode with CLKMC = 4 MHz, CLKPLL = 48 MHz (CLKRC and CLKSC stopped. Core voltage at 1.9 V)	+25 °C	1.2	1.7	mA	CY96393/395
			+125 °C	1.7	3.3		
			+25 °C	1.5	2	mA	CY96F395
			+125 °C	2	3.6		
	I _{CCTMAIN}	Main Timer mode with CLKMC = 4 MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in high power mode)	+25 °C	0.11	0.2	mA	CY96393/395
			+125 °C	0.5	1.65		
			+25 °C	0.35	0.55	mA	CY96F395
			+125 °C	0.75	2		
		Main Timer mode with CLKMC = 4 MHz, SMCR:LPMSS = 1 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in low power mode)	+25 °C	0.08	0.15	mA	CY96393/395
			+125 °C	0.47	1.6		
			+25 °C	0.1	0.18	mA	CY96F395
			+125 °C	0.5	1.6		

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Condition (at T _A)		Value			Remarks	
				Typ	Max	Unit		
Power supply current in Timer modes*	I _{CCTRCH}	RC Timer mode with CLKRC = 2 MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+25 °C	0.1	0.2	mA	CY96393/395	
			+125 °C	0.49	1.65			
		(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+25 °C	0.35	0.5	mA	CY96F395	
			+125 °C	0.75	2			
		RC Timer mode with CLKRC = 2 MHz, SMCR:LPMSS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+25 °C	0.07	0.15	mA	CY96393/395	
			+125 °C	0.46	1.6			
			(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+25 °C	0.07	0.15	mA	CY96F395
				+125 °C	0.46	1.6		
	I _{CCTRCL}	RC Timer mode with CLKRC = 100 kHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+25 °C	0.06	0.15	mA	CY96393/395	
			+125 °C	0.44	1.6			
			(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+25 °C	0.3	0.45	mA	CY96F395
				+125 °C	0.65	1.9		
		RC Timer mode with CLKRC = 100 kHz, SMCR:LPMSS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+25 °C	0.03	0.1	mA	CY96393/395	
			+125 °C	0.41	1.55			
			(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+25 °C	0.03	0.1	mA	CY96F395
				+125 °C	0.41	1.55		
	I _{CCTSUB}	Sub Timer mode with CLKSC = 32 kHz (CLKMC, CLKPLL and CLKRC stopped)	+25 °C	0.03	0.1	mA	CY96393/395	
			+125 °C	0.41	1.55			
			(CLKMC, CLKPLL and CLKRC stopped)	+25 °C	0.035	0.1	mA	CY96F395
				+125 °C	0.42	1.55		

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Condition (at T _A)		Value			Remarks	
				Typ	Max	Unit		
Power supply current in Stop Mode	I _{CCH}	VR _{CR} :LPMB[2:0] = 110 _B (Core voltage at 1.8V)	+25 °C	0.02	0.08	mA	CY96393/395	
			+125 °C	0.4	1.5			
			VR _{CR} :LPMB[2:0] = 000 _B (Core voltage at 1.2V)	+25 °C	0.02	0.08	mA	CY96F395
				+125 °C	0.4	1.5		
		VR _{CR} :LPMB[2:0] = 000 _B (Core voltage at 1.2V)		+25 °C	0.015	0.06	mA	CY96393/395
				+125 °C	0.3	1.2		
			+25 °C	0.015	0.06	mA	CY96F395	
				+125 °C	0.3			1.2
Power supply current for active Low Voltage detector	I _{CCLVD}	Low voltage detector enabled (R _{CR} :LVDE = 1)	+25 °C	5	10	μA	CY96393/395	
			+125 °C	7	20	μA	Must be added to all current above	
			+25 °C	90	140	μA	CY96F395	
			+125 °C	100	150		Must be added to all current above	
Power supply current for active Clock modulator	I _{CCCLOMO}	Clock modulator enabled (CM-CR:PDX = 1)	-	3	4.5	mA	Must be added to all current above	
Flash Write/Erase current	I _{CCFLASH}	Current for one Flash module	-	15	40	mA	Must be added to all current above	
Input capacitance	C _{IN}	-	-	15	30	pF	High current outputs	
Input capacitance	C _{IN}	-	-	5	15	pF	Other than C, AV _{CC} , AV _{SS} , AVR _H , AVR _L , V _{CC} , V _{SS} , DV _{CC} , DV _{SS} , High current outputs	



*: The power supply current is measured with a 4 MHz external clock connected to the Main oscillator and a 32 kHz external clock connected to the Sub oscillator. Please refer to chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control.

15.4 AC Characteristics


Source Clock timing

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)


Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	f_C	X0, X1	3	-	16	MHz	When using a crystal oscillator, PLL off
			0	-	16	MHz	When using an opposite phase external clock, PLL off
			3.5	-	16	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
Clock frequency	f_{FCI}	X0	0	-	56	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
			3.5	-	56	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Clock frequency	f_{CL}	X0A, X1A	32	32.768	100	kHz	When using an oscillation circuit
			0	-	100	kHz	When using an opposite phase external clock
		X0A	0	-	50	kHz	When using a single phase external clock
Clock frequency	f_{CR}	-	50	100	200	kHz	When using slow frequency of RC oscillator
			1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization time	t_{RCSTAB}	-	64 or 256 RC clock cycles				Applied after any reset and when activating the RC oscillator. CY96393/395: 256 cycles CY96F395: 64 cycles
PLL Clock frequency	f_{CLKVCO}	-	64	-	200	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL Phase Jitter	T_{PSKEW}	-	-	-	± 5	ns	For CLKMC (PLL input clock) $\geq 4\text{ MHz}$, jitter coming from external oscillator, crystal or resonator is not covered
Input clock pulse width	P_{WH}, P_{WL}	X0,X1	8	-	-	ns	Duty ratio is about 30 % to 70 %
Input clock pulse width	P_{WHL}, P_{WLL}	X0A,X1A	5	-	-	μs	



When Using an Oscillation Circuit



When Using an Oscillation Circuit



Internal Clock Timing


($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Core Voltage Settings				Unit	Remarks
		1.8 V		1.9 V			
		Min	Max	Min	Max		
Internal System clock frequency (CLKS1 and CLKS2)	f _{CLKS1} , f _{CLKS2}	0	92	0	96	MHz	Others than below
		0	72	0	80	MHz	CY96F395/393/395
Internal CPU clock frequency (CLKB), internal peripheral clock frequency (CLKP1)	f _{CLKB} , f _{CLKP1}	0	52	0	56	MHz	Others than below
		0	36	0	40	MHz	CY96F395/393/395
Internal peripheral clock frequency (CLKP2)	f _{CLKP2}	0	28	0	32	MHz	

External Reset Timing

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)


Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Reset input time	t_{RSTL}	RSTX	500	-	-	ns	



Power On Reset Timing

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Power on rise time	t_R	V _{CC}	0.05	-	30	ms	
Power off time	t_{OFF}	V _{CC}	1	-	-	ms	



If the power supply is changed too rapidly, a power-on reset may occur.
 We recommend a smooth startup by restraining voltages when changing the power supply voltage during operation, as shown in the figure below.




External Input Timing

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Condition	Value		Unit	Used Pin Input Function
				Min	Max		
Input pulse width	t_{INH} , t_{INL}	INTn(_R)	-	200	-	ns	External Interrupt
		NMI(_R)					NMI
		Pnn_m		$2 \cdot t_{CLKP1} + 200$ ($t_{CLKP1} = 1/f_{CLKP1}$)	-	ns	General-Purpose IO
		TINn(_R)					Reload Timer
		TTGn(_R)					PPG Trigger input
		ADTG(_R)					AD Converter Trigger
		FRCKn(_R)					Free Running Timer external clock
		INn(_R)					Input Capture

Note : Relocated Resource Inputs have same characteristics.



Slew Rate High Current Outputs

($T_A = -40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Output rise/fall time	t_{R30} , t_{F30}	I/O circuit type M	Output driving strength set to "30 mA"	15	-	ns	

Note : Relocated Resource Inputs have same characteristics.

Slew rate Output Timing



$$V_H = V_{OL30} + 0.9 \times (V_{OH30} - V_{OL30})$$

$$V_L = V_{OL30} + 0.1 \times (V_{OH30} - V_{OL30})$$

USART Timing

Note: The values given below are for an I/O driving strength $I_{O_{drive}} = 5 \text{ mA}$. If $I_{O_{drive}}$ is 2 mA, all the maximum output timing described in the different tables must then be increased by 10 ns.

($T_A = -40^\circ\text{C}$ to 125°C , $V_{CC} = 3.0 \text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0 \text{ V}$, $I_{O_{drive}} = 5 \text{ mA}$, $C_L = 50 \text{ pF}$)

Parameter	Symbol	Pin	Condition	$V_{CC} = AV_{CC} = 4.5 \text{ V}$ to 5.5 V		$V_{CC} = AV_{CC} = 3.0 \text{ V}$ to 4.5 V		Unit
				Min	Max	Min	Max	
Serial clock cycle time	t_{SCYCI}	SCKn	Internal Shift Clock Mode	$4 t_{CLKP1}$	-	$4 t_{CLKP1}$	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	t_{SLOVI}	SCKn, SOTn		-20	+20	-30	+30	ns
SOT $\rightarrow$ SCK $\uparrow$ delay time	t_{OVSHI}	SCKn, SOTn		$N * t_{CLKP1} - 20^{*1}$	-	$N * t_{CLKP1} - 30^{*1}$	-	ns
Valid SIN $\rightarrow$ SCK $\uparrow$	t_{IVSHI}	SCKn, SINn		$t_{CLKP1} + 45$	-	$t_{CLKP1} + 55$	-	ns
SCK $\uparrow \rightarrow$ Valid SIN hold time	t_{SHIXI}	SCKn, SINn		0	-	0	-	ns
Serial clock "L" pulse width	t_{SLSHE}	SCKn	External Shift Clock Mode	$t_{CLKP1} + 10$	-	$t_{CLKP1} + 10$	-	ns
Serial clock "H" pulse width	t_{SHSLE}	SCKn		$t_{CLKP1} + 10$	-	$t_{CLKP1} + 10$	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	t_{SLOVE}	SCKn, SOTn		-	$2 t_{CLKP1} + 45$	-	$2 t_{CLKP1} + 55$	ns
Valid SIN $\rightarrow$ SCK $\uparrow$	t_{IVSHE}	SCKn, SINn		$t_{CLKP1}/2 + 10$	-	$t_{CLKP1}/2 + 10$	-	ns
SCK $\uparrow \rightarrow$ Valid SIN hold time	t_{SHIXE}	SCKn, SINn		$t_{CLKP1} + 10$	-	$t_{CLKP1} + 10$	-	ns
SCK fall time	t_{FE}	SCKn		-	20	-	20	ns
SCK rise time	t_{RE}	SCKn		-	20	-	20	ns


- Notes:
- AC characteristic in CLK synchronized mode.
 - C_L is the load capacity value of pins when testing.
 - Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "CY96300 Super series Hardware Manual".
 - t_{CLKP1} is the cycle time of the peripheral clock 1 (CLKP1), Unit : ns

*1: Parameter N depends on t_{SCYCI} and can be calculated as follows:


- if $t_{SCYCI} = 2 * k * t_{CLKP1}$, then $N = k$, where k is an integer > 2
- if $t_{SCYCI} = (2 * k + 1) * t_{CLKP1}$, then $N = k + 1$, where k is an integer > 1

Examples:

t_{SCYCI}	N
$4 * t_{CLKP1}$	2
$5 * t_{CLKP1}, 6 * t_{CLKP1}$	3
$7 * t_{CLKP1}, 8 * t_{CLKP1}$	4
...	...



Internal Shift Clock Mode



External Shift Clock Mode

I²C Timing


(T_A = -40 °C to 125 °C, V_{CC} = AV_{CC} = 3.0 V to 5.5 V, V_{SS} = AV_{SS} = 0 V)

Parameter	Symbol	Standard-mode		Fast-mode ^{*1}		Unit
		Min	Max	Min	Max	
SCL clock frequency	f _{SCL}	0	100	0	400	kHz
Hold time (repeated) START condition SDA↓→SCL↓	t _{HDSTA}	4.0	-	0.6	-	μs
"L" width of the SCL clock	t _{LOW}	4.7	-	1.3	-	μs
"H" width of the SCL clock	t _{HIGH}	4.0	-	0.6	-	μs
Set-up time for a repeated START condition SCL↑→SDA↓	t _{SUSTA}	4.7	-	0.6	-	μs
Data hold time SCL↓→SDA↑	t _{HDDAT}	0	3.45	0	0.9	μs
Data set-up time SDA↓↑→SCL↑	t _{SUDAT}	250	-	100	-	ns
Set-up time for STOP condition SCL↑→SDA↑	t _{SUSTO}	4.0	-	0.6	-	μs
Bus free time between a STOP and START condition	t _{BUS}	4.7	-	1.3	-	μs
Output fall time from 0.7*V _{CC} to 0.3*V _{CC} with a bus capacitance from 10 pF to 400 pF	t _{of}	20 + 0.1*C _b ^{*2}	300	20 + 0.1*C _b ^{*2}	300	ns
Capacitive load for each bus line	C _b	-	400	-	400	pF
Pulse width of spikes which will be suppressed by input noise filter	t _{SP}	n/a	n/a	0	1*t _{CLKP1} ^{*3}	ns

*1 : For use at over 100 kHz, set the peripheral clock 1 to at least 6 MHz.

*2 : C_b = capacitance of one bus line in pF.

*3 : t_{CLKP1} is the cycle time of the peripheral clock CLKP1.



- V_{OH} = 0.7 * V_{CC}
- V_{OL} = 0.3 * V_{CC}
- CMOS Hysteresis 0.7/0.3 input selected

15.5 Analog Digital Converter

($T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $3.0\text{ V} \leq \text{AVRH} - \text{AVRL}$, $V_{CC} = \text{AV}_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = \text{AV}_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	10	bit	
Total error	-	-	-	-	± 3	LSB	
Nonlinearity error	-	-	-	-	± 2.5	LSB	
Differential nonlinearity error	-	-	-	-	± 1.9	LSB	
Zero transition voltage	V_{OT}	ANn	AVRL - 1.5 LSB	AVRL + 0.5 LSB	AVRL + 2.5 LSB	V	
Full scale transition voltage	V_{FST}	ANn	AVRH - 3.5 LSB	AVRH - 1.5 LSB	AVRH + 0.5 LSB	V	
Compare time	-	-	1.0	-	16,500	μs	$4.5\text{ V} \leq \text{AV}_{CC} \leq 5.5\text{ V}$
			2.0	-	-	μs	$3.0\text{ V} \leq \text{AV}_{CC} < 4.5\text{ V}$
Sampling time	-	-	0.5	-	-	μs	$4.5\text{ V} \leq \text{AV}_{CC} \leq 5.5\text{ V}$
			1.2	-	-	μs	$3.0\text{ V} \leq \text{AV}_{CC} < 4.5\text{ V}$
Analog input leakage current (during conversion)	I_{AIN}	ANn	-1	-	+1	μA	$T_A \leq 105\text{ }^{\circ}\text{C}$, AV_{SS} , $\text{AVRL} < V_I < \text{AV}_{CC}$, AVRH
			-1.2	-	+1.2	μA	$105\text{ }^{\circ}\text{C} < T_A \leq 125\text{ }^{\circ}\text{C}$, AV_{SS} , $\text{AVRL} < V_I < \text{AV}_{CC}$, AVRH
Analog input voltage range	V_{AIN}	ANn	AVRL	-	AVRH	V	
Reference voltage range	AVRH	AVRH	0.75 AV_{CC}	-	AV_{CC}	V	
	AVRL	AVRL	AV_{SS}	-	0.25 AV_{CC}	V	
Power supply current	I_A	AV_{CC}	-	2.5	5	mA	A/D Converter active
	I_{AH}	AV_{CC}	-	-	5	μA	A/D Converter not operated
Reference voltage current	I_R	AVRH/AVRL	-	0.7	1	mA	A/D Converter active
	I_{RH}	AVRH/AVRL	-	-	5	μA	A/D Converter not operated
Offset between input channels	-	ANn	-	-	4	LSB	

Note: The accuracy gets worse as $|\text{AVRH} - \text{AVRL}|$ becomes smaller.

Definition of A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.


Total error: Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error and nonlinearity error.

Nonlinearity error: Deviation between a line across zero-transition line ("00 0000 0000" <--> "00 0000 0001") and full-scale transition line ("11 1111 1110" <--> "11 1111 1111") and actual conversion characteristics.

Differential nonlinearity error: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Zero transition voltage: Input voltage which results in the minimum conversion value.

Full scale transition voltage: Input voltage which results in the maximum conversion value.



$$\text{Total error of digital output "N"} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \quad [\text{LSB}]$$



$$1 \text{ LSB} = (\text{Ideal value}) \frac{AVRH - AVRL}{1024} \quad [\text{V}]$$

N: A/D converter digital output value

$$V_{OT} (\text{Ideal value}) = AVRL + 0.5 \text{ LSB} \quad [\text{V}]$$

$$V_{FST} (\text{Ideal value}) = AVRH - 1.5 \text{ LSB} \quad [\text{V}]$$

V_{NT} : A voltage at which digital output transitions from (N - 1) to N.

Nonlinearity error

Differential nonlinearity error


$$\text{Nonlinearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \quad [\text{LSB}]$$

$$\text{Differential nonlinearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB} \quad [\text{LSB}]$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \quad [\text{V}]$$

N : A/D converter digital output value


V_{OT} : Voltage at which digital output transits from "000_H" to "001_H."

V_{FST} : Voltage at which digital output transits from "3FE_H" to "3FF_H."

Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time depends on the external driving impedance R_{ext} , the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



The sampling time should be set to minimum "7 τ ". The following approximation formula for the replacement model above can be used:


$$T_{\text{samp}} [\text{min}] = 7 \times (R_{\text{ext}} \times (C_{\text{ext}} + C_{\text{IN}}) + (R_{\text{ext}} + R_{\text{ADC}}) \times C_{\text{ADC}})$$

- Do not select a sampling time below the absolute minimum permitted value (0.5 μ s for 4.5 V $\leq$ AV_{CC} $\leq$ 5.5 V; 1.2 μ s for 3.0 V $\leq$ AV_{CC} < 4.5 V).
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin. In this case the internal sampling capacitance C_{ADC} will be charged out of this external capacitance.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current I_{IL} (static current before the sampling switch) or the analog input leakage current I_{AIN} (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current I_{IL} cannot be compensated by an external capacitor.
- The accuracy gets worse as $|AVRH - AVRL|$ becomes smaller.

15.6 Alarm Comparator

($T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V} - 5.5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Power supply current	I_{A5ALMF}	AV_{CC}	-	25	45	μA	Alarm comparator enabled in fast mode (one channel)
	I_{A5ALMS}		-	7	13	μA	Alarm comparator enabled in slow mode (one channel)
	I_{A5ALMH}		-	-	5	μA	Alarm comparator disabled
ALARM pin input current	I_{ALIN}	ALARM0, ALARM1	-1	-	+1	μA	$T_A = 25\text{ }^{\circ}\text{C}$
			-3	-	+3	μA	$T_A = 125\text{ }^{\circ}\text{C}$
ALARM pin input voltage range	V_{ALIN}		0	-	AV_{CC}	V	
External low threshold high->low transition	$V_{EVTL(H\rightarrow L)}$		$0.36 * AV_{CC} - 0.25$	$0.36 * AV_{CC} - 0.1$	-	V	INTREF = 0
External low threshold low->high transition	$V_{EVTL(L\rightarrow H)}$		-	$0.36 * AV_{CC} + 0.1$	$0.36 * AV_{CC} + 0.25$	V	
External high threshold high->low transition	$V_{EVTH(H\rightarrow L)}$		$0.78 * AV_{CC} - 0.25$	$0.78 * AV_{CC} - 0.1$	-	V	
External high threshold low->high transition	$V_{EVTH(L\rightarrow H)}$			$0.78 * AV_{CC} + 0.1$	$0.78 * AV_{CC} + 0.25$	V	
Internal low threshold high->low transition	$V_{IVTL(H\rightarrow L)}$		0.9	1.1	-	V	INTREF = 1
Internal low threshold low->high transition	$V_{IVTL(L\rightarrow H)}$		-	1.3	1.55	V	
Internal high threshold high->low transition	$V_{IVTH(H\rightarrow L)}$		2.2	2.4	-	V	
Internal high threshold low->high transition	$V_{IVTH(L\rightarrow H)}$		-	2.6	2.85	V	
Switching hysteresis	V_{HYS}		50	-	300	mV	
Comparison time	t_{COMPF}		-	0.1	1	μs	CMD = 1 (fast)
	t_{COMPS}		-	1	10	μs	CMD = 0 (slow)
Power-up stabilization time after enabling alarm comparator	t_{PD}		-	1	10	ms	Threshold levels specified above are not guaranteed within this time
Slow/Fast mode transition time	t_{CMD}		-	100	500	μs	



15.7 Low Voltage Detector Characteristics

($T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V} - 5.5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Value *1		Value *2		Unit	Remarks
		Min	Max	Min	Max		
Stabilization time	$T_{LVDSTAB}$	-	75	-	110	μs	After power-up or change of detection level
Level 0	V_{DL0}	2.7	2.9	2.4	2.8	V	CILCR:LVL[3:0]="0000"
Level 1	V_{DL1}	2.9	3.1	2.8	3.2	V	CILCR:LVL[3:0]="0001"
Level 2	V_{DL2}	3.1	3.3	3	3.4	V	CILCR:LVL[3:0]="0010"
Level 3	V_{DL3}	3.5	3.75	3.35	3.8	V	CILCR:LVL[3:0]="0011"
Level 4	V_{DL4}	3.6	3.85	3.5	3.95	V	CILCR:LVL[3:0]="0100"
Level 5	V_{DL5}	3.7	3.95	3.6	4.1	V	CILCR:LVL[3:0]="0101"
Level 6	V_{DL6}	3.8	4.05	3.7	4.2	V	CILCR:LVL[3:0]="0110"
Level 7	V_{DL7}	3.9	4.15	3.8	4.3	V	CILCR:LVL[3:0]="0111"
Level 8	V_{DL8}	4.0	4.25	3.9	4.4	V	CILCR:LVL[3:0]="1000"
Level 9	V_{DL9}	4.1	4.35	3.95	4.5	V	CILCR:LVL[3:0]="1001"
Level 10	V_{DL10}	not used		not used		-	
Level 11	V_{DL11}	not used		not used		-	
Level 12	V_{DL12}	not used		2.6	3	V	CILCR:LVL[3:0]="1100"
Level 13	V_{DL13}	not used		not used		-	
Level 14	V_{DL14}	not used		not used		-	
Level 15	V_{DL15}	not used		not used		-	

*1: valid for all devices except devices listed under "**2"

*2: valid for: CY96393/395

CILCR:LVL[3:0] are the low voltage detector level select bits of the CILCR register.

For correct detection, the slope of the voltage level must satisfy $\left| \frac{dV}{dt} \right| \leq 0.004 \frac{\text{V}}{\mu\text{s}}$.


Faster variations are regarded as noise and may not be detected.

The functional operation of the MCU is guaranteed down to the minimum low voltage detection level of "Level 0" (V_{DL0_MIN}). The electrical characteristics however are only valid in the specified range (usually down to 3.0 V).

Please use the inclination of the power-supply voltage with 0.1 V/ μs or less.

Low Voltage Detector Operation

In the following figure, the occurrence of a low voltage condition is illustrated. For a detailed description of the reset and startup behavior, please refer to the corresponding hardware manual chapter.



15.8 FLASH Memory Program/Erase Characteristics

($T_A = -40\text{ }^{\circ}\text{C}$ to $105\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.0\text{ V}$ to 5.5 V , $DV_{CC} = 3.0\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = DV_{SS} = 0\text{ V}$)

Parameter		Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	Large Sector	-	1.7	7.5	s	Includes write time prior to internal erase
	Small Sector	-	1.0	4.1	s	
Chip erase time		-	7.4	31.4	s	Includes write time prior to internal erase
Word (16-bit width) programming time		-	23	370	μs	Without overhead time for submitting write command
Program/Erase cycle		10,000	-	-	cycle	
Flash data retention time		20	-	-	year	*1

*1: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at $85\text{ }^{\circ}\text{C}$).

16. Example Characteristics

16.1 Temperature Dependency of Power Supply Currents

The following diagrams show the current consumption of samples with typical wafer process parameters in different operation modes.

Common condition for all operation modes:

- $V_{CC} = AV_{CC} = 5.0\text{ V}$
- Main clock = 4 MHz external clock
- Sub clock = 32 kHz external clock


Operation mode details:

Mode Name	Details
PLL Run 40	PLL Run mode current I_{CCPLL} with the following settings: • $f_{CLKS1} = f_{CLKS2} = 80\text{ MHz}$ • $f_{CLKB} = f_{CLKP1} = 40\text{ MHz}$ • $f_{CLKP2} = 20\text{ MHz}$ • Regulator in High Power Mode • Core voltage at 1.9 V (VRCCR:HPM[1:0] = 11_B) • 1 Flash/ROM wait states (MTCRA=6B09_H) • RC oscillator and Sub oscillator stopped
PLL Run 24	PLL Run mode current I_{CCPLL} with the following settings: • $f_{CLKS1} = f_{CLKS2} = 48\text{ MHz}$ • $f_{CLKB} = f_{CLKP1} = f_{CLKP2} = 24\text{ MHz}$ • Regulator in High Power Mode • Core voltage at 1.8 V (VRCCR:HPM[1:0] = 10_B) • 0 Flash/ROM wait states (MTCRA=2208_H) • RC oscillator and Sub oscillator stopped
Main Run	Main Run mode current I_{CCMAIN} with the following settings: • $f_{CLKS1} = f_{CLKS2} = f_{CLKB} = f_{CLKP1} = f_{CLKP2} = 4\text{ MHz}$ • Regulator in High Power Mode • Core voltage at 1.8 V (VRCCR:HPM[1:0] = 10_B) • 1 Flash/ROM wait states (MTCRA=0239_H) • PLL, RC oscillator and Sub oscillator stopped
RC Run 2M	RC Run mode current I_{CCRCH} with the following settings: • RC oscillator set to 2 MHz (CKFCR:RCFS = 1) • $f_{CLKS1} = f_{CLKS2} = f_{CLKB} = f_{CLKP1} = f_{CLKP2} = 2\text{ MHz}$ • Regulator in High Power Mode • Core voltage at 1.8 V (VRCCR:HPM[1:0] = 10_B) • 1 Flash/ROM wait states (MTCRA=0239_H) • PLL, Main oscillator and Sub oscillator stopped
RC Run 100k	RC Run mode current I_{CCRCL} with the following settings: • RC oscillator set to 100 kHz (CKFCR:RCFS = 0) • $f_{CLKS1} = f_{CLKS2} = f_{CLKB} = f_{CLKP1} = f_{CLKP2} = 100\text{ kHz}$ • Regulator in Low Power Mode A (SMCR:LPMS = 1) • Core voltage at 1.8 V (VRCCR:LPMA[2:0] = 110_B) • 1 Flash/ROM wait states (MTCRA=0239_H) • PLL, Main oscillator and Sub oscillator stopped


Mode Name	Details
Sub Run	Sub Run mode current I_{CCSUB} with the following settings: • $f_{CLKS1} = f_{CLKS2} = f_{CLKB} = f_{CLKP1} = f_{CLKP2} = 32 \text{ kHz}$ • Regulator in Low Power Mode A (by hardware) • Core voltage at 1.8 V (VRCCR:LPMA[2:0] = 110_B) • 1 Flash/ROM wait states (MTCRA=0239_H) • PLL, RC oscillator and Main oscillator stopped
PLL Sleep 40	PLL Sleep mode current I_{CCSPLL} with the following settings: • $f_{CLKS1} = f_{CLKS2} = 80 \text{ MHz}$ • $f_{CLKP1} = 40 \text{ MHz}$ • $f_{CLKP2} = 20 \text{ MHz}$ • Regulator in High Power Mode • Core voltage at 1.9 V (VRCCR:HPM[1:0] = 11_B) • RC oscillator and Sub oscillator stopped
PLL Sleep 24	PLL Sleep mode current I_{CCSPLL} with the following settings: • $f_{CLKS1} = f_{CLKS2} = 48 \text{ MHz}$ • $f_{CLKP1} = f_{CLKP2} = 24 \text{ MHz}$ • Regulator in High Power Mode • Core voltage at 1.8 V (VRCCR:HPM[1:0] = 10_B) • RC oscillator and Sub oscillator stopped
Main Sleep	Main Sleep mode current $I_{CCSMAIN}$ with the following settings: • $f_{CLKS1} = f_{CLKS2} = f_{CLKP1} = f_{CLKP2} = 4 \text{ MHz}$ • Regulator in High Power Mode • Core voltage at 1.8 V (VRCCR:HPM[1:0] = 10_B) • PLL, RC oscillator and Sub oscillator stopped
RC Sleep 2M	RC Sleep mode current I_{CCSRCH} with the following settings: • RC oscillator set to 2MHz (CKFCR:RCFS = 1) • $f_{CLKS1} = f_{CLKS2} = f_{CLKP1} = f_{CLKP2} = 2 \text{ MHz}$ • Regulator in High Power Mode • Core voltage at 1.8 V (VRCCR:HPM[1:0] = 10_B) • PLL, Main oscillator and Sub oscillator stopped
RC Sleep 100k	RC Sleep mode current I_{CCSRCL} with the following settings: • RC oscillator set to 100kHz (CKFCR:RCFS = 0) • $f_{CLKS1} = f_{CLKS2} = f_{CLKP1} = f_{CLKP2} = 100 \text{ kHz}$ • Regulator in Low Power Mode A (SMCR:LPMSS = 1) • Core voltage at 1.8 V (VRCCR:LPMA[2:0] = 110_B) • PLL, Main oscillator and Sub oscillator stopped
Sub Sleep	Sub Sleep mode current I_{CCSSUB} with the following settings: • $f_{CLKS1} = f_{CLKS2} = f_{CLKP1} = f_{CLKP2} = 32 \text{ kHz}$ • Regulator in Low Power Mode A (by hardware) • Core voltage at 1.8 V (VRCCR:LPMA[2:0] = 110_B) • PLL, RC oscillator and Main oscillator stopped

Mode Name	Details
PLL Timer 48	PLL Timer mode current I_{CCTPLL} with the following settings: • $f_{CLKS1} = f_{CLKS2} = 48 \text{ MHz}$ • Regulator in High Power Mode • Core voltage at 1.8 V (VRCCR:HPM[1:0] = 10_B) • RC oscillator and Sub oscillator stopped
PLL Timer 40	PLL Timer mode current I_{CCTPLL} with the following settings: • $f_{CLKS1} = f_{CLKS2} = 40 \text{ MHz}$ • Regulator in High Power Mode • Core voltage at 1.8 V (VRCCR:HPM[1:0] = 10_B) • RC oscillator and Sub oscillator stopped
Main Timer	Main Timer mode current $I_{CCTMAIN}$ with the following settings: • $f_{CLKS1} = f_{CLKS2} = 4 \text{ MHz}$ • Regulator in Low Power Mode A (SMCR:LPMSS = 1) • Core voltage at 1.8 V (VRCCR:LPMA[2:0] = 110_B) • PLL, RC oscillator and Sub oscillator stopped
RC Timer 2M	RC Timer mode current I_{CCTRCH} with the following settings: • RC oscillator set to 2 MHz (CKFCR:RCFS = 1) • $f_{CLKS1} = f_{CLKS2} = 2 \text{ MHz}$ • Regulator in Low Power Mode A (SMCR:LPMSS = 1) • Core voltage at 1.8 V (VRCCR:LPMA[2:0] = 110_B) • PLL, Main oscillator and Sub oscillator stopped
RC Timer 100k	RC Timer mode current I_{CCTRCL} with the following settings: • RC oscillator set to 100 kHz (CKFCR:RCFS = 0) • $f_{CLKS1} = f_{CLKS2} = 100 \text{ kHz}$ • Regulator in Low Power Mode A (SMCR:LPMSS = 1) • Core voltage at 1.8 V (VRCCR:LPMA[2:0] = 110_B) • PLL, Main oscillator and Sub oscillator stopped
Sub Timer	Sub Timer mode current I_{CCTSUB} with the following settings: • $f_{CLKS1} = f_{CLKS2} = 32 \text{ kHz}$ • Regulator in Low Power Mode A (by hardware) • Core voltage at 1.8 V (VRCCR:LPMA[2:0] = 110_B) • PLL, RC oscillator and Main oscillator stopped
Stop 1.8V	Stop mode current I_{CCH} with the following settings: • Regulator in Low Power Mode B (by hardware) • Core voltage at 1.8 V (VRCCR:LPMB[2:0] = 110_B)
Stop 1.2V	Stop mode current I_{CCH} with the following settings: • Regulator in Low Power Mode B (by hardware) • Core voltage at 1.2 V (VRCCR:LPMB[2:0] = 000_B)


CY96395 PLL Run and Sleep Mode Currents




CY96395 Operation Modes with Medium Currents




CY96395 Low Power Mode Currents




CY96F395 PLL Run and Sleep Mode Currents



CY96F395 Operation Modes with Medium Currents



CY96F395 Low Power Mode Currents




16.2 Frequency Dependency of Power Supply Currents in PLL Run Mode

The following diagrams show the current consumption of samples with typical wafer process parameters in PLL Run mode at different frequencies and Flash/ROM timing settings.


Measurement conditions:

- $V_{CC} = AV_{CC} = 5.0\text{ V}$
- $T_a = 25\text{ }^{\circ}\text{C}$
- $f_{CLKS1} = f_{CLKB}$ or $f_{CLKS1} = 2 * f_{CLKB}$ as described in diagram
- $f_{CLKS2} = f_{CLKS1}$
- $f_{CLKP1} = f_{CLKB}$
- $f_{CLKP2} = f_{CLKB}/2$
- Core voltage at 1.8 V (VRCR:HPM[1:0] = 10_B) or 1.9 V (VRCR:HPM[1:0] = 11_B) as described in diagram
- Main clock = 4 MHz external clock
- Flash/ROM memory timing settings:
 - MTCRA=2128_H/2208_H (0 Flash/ROM wait states, $f_{CLKS1} = 2 * f_{CLKB}$)
 - MTCRA=0239_H/2129_H (1 Flash/ROM wait state, $f_{CLKS1} = f_{CLKB}$)
 - MTCRA=4C09_H/6B09_H (1 Flash/ROM wait state, $f_{CLKS1} = 2 * f_{CLKB}$)
 - MTCRA=233A_H (2 Flash wait states, $f_{CLKS1} = f_{CLKB}$)
- Average Flash/ROM access rate (number of read accesses to the Flash/ROM per CLKB clock cycle, no buffer hit):
 - 0 Flash wait states: 0.5
 - 1 Flash wait states: 0.33
 - 2 Flash wait states: 0.25

CY96395 PLL Run Mode Current



CY96F395 PLL Run Mode Currents




17. Ordering Information

Part Number	Flash/ROM	Subclock	Package
CY96393RSAPMC-GSE2	ROM (96KB)	No	100 Pin Plastic LQFP (LQ100)
CY96395RSAPMC-GSE2	ROM (160KB)	No	
CY96F395RSAPMC-GS-UJE2	Flash A (160KB)	No	
CY96F395RSBPMC-GS-UJE2		Yes	
CY96F395RWBPMC-GS-UJE2			

Note: This datasheet is also valid for the following outdated devices.
CY96F395RWA.

18. Package Dimension



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.05	—	0.15
b	0.15	—	0.27
c	0.09	—	0.20
D	16.00 BSC		
D1	14.00 BSC		
e	0.50 BSC		
E	16.00 BSC		
E1	14.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70

NOTES :

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-11500 *A

PACKAGE OUTLINE, 100 LEAD LQFP
 14.0X14.0X1.7 MM LQ1100 REV*A

19. Major Changes

Page	Section	Change Result
Rev.*A		
—	Marketing Part Numbers changed from an MB prefix to a CY prefix.	
1	-	Deleted the following comment. Note: MB96393 and MB96395 are under development and specification is preliminary. These products under development may change its specification without notice.
6	1.Product Lineup	Deleted the following comment. *1: These devices are under development and specification is preliminary. These products under development may change its specification without notice.
8 90 91	3.Pin Assignment 17.Ordering Information 18.Package Dimension	Package description modified to JEDEC description. (before) FPT-100P-M20 (after) LQI100
90	17.Ordering Information	Deleted the following comment. *1: These devices are under development and specification is preliminary. These products under development may change its specification without notice. Deleted the following parts number. - MB96393RWAPMC-GSE2 - MB96395RWAPMC-GSE2 - MB96V300CRB-ES (for evaluation) Revised the following parts number. (before) - MB96393RSAPMC-GSE2 - MB96395RSAPMC-GSE2 - MB96F395RSBPMC-GSE2 - MB96F395RWBPMC-GSE2 (after) - CY96393RSAPMC-GSE2 - CY96395RSAPMC-GSE2 - CY96F395RSAPMC-GS-UJE2, CY96F395RSBPMC-GS-UJE2 - CY96F395RWBPMC-GS-UJE2 Changed and deleted the parts number in Note. (before) MB96F395RSA, MB96F395RWA. (after) CY96F395RWA.

20. Revision History

Spanion Publication Number: DS07-13809-2E

Revision	Date	Modification
Prelim 1	2008-04-18	Initial Draft
Prelim 2	2009-01-09	■ Format adjusted to official Fujitsu Microelectronics datasheet standard (mainly style changes and official notes and disclaimer added) ■ specified AD converter channel offset to 4LSB ■ package code of MB96V300 corrected in ordering information ■ Internal LCD divider resistance value corrected: Typ 35kOhm -> 40kOhm, Max 50kOhm -> 65kOhm ■ Added voltage condition to pull-up resistance and LCD divide resistance spec ■ Ordering information: column "Flash/ROM" added, column "Remarks" removed ■ Official package dimension drawing with additional notes added ■ Empty pages removed ■ Alarmcomparator: Power supply current max values increased, comparison time reduced, mode transition time and power-up stabilization time newly added ■ Handling devices: Notes added about Serial communication and about using ceramic resonators. ■ Feature list and AC Characteristics: 16MHz maximum frequency is valid for crystal oscillators. For resonators, maximum frequency depends on Q-factor ■ AC characteristics: PLL phase skew spec added, CLKVCO min=64MHz ■ VOL3 spec improved: spec valid for 3mA load for full Vcc range ■ All ICC (Run/Sleep/Timer/Stop mode) currents adjusted to evaluation results ■ IO map cleaned up (removed not available resources) ■ Absolute maximum ratings: Pd spec corrected ■ C-Pin cap spec updated: 4.7uF-10uF capacitor with tolerance permitted

Revision	Date	Modification
Prelim 3	2010-06-25	■ AD converter IAIN spec improved: 1uA valid up to 105deg, 1.2uA above 105deg ■ Note added that PLL phase jitter spec does not include jitter coming from Main clock ■ Alarm comparator: Maximum power-up stabilization time increased to 10ms ■ Note added in DC characteristics how to select driving strength of ports ■ I²CACspec updated: tof,Cb and tSP spec added, wrong footnotes and Condition removed ■ I/O Circuit type: Note added for type "N" (slew rate control according to I2C spec) ■ Updated Power Supply current spec in Run/Sleep/Timer/Stop modes (new spec items in PLL Run/Sleep mode, small adjustment of most other values) ■ Prepared Example characteristics ■ Package dimension: Added the following sentence under the figure: "Please confirm the latest Package dimension by following URL. http://edevic.fujitsu.com/package/en-search/" ■ AD converter: Impact of input pin capacitance and external capacitance added to formula for calculation of the sampling time ■ Added specification of RC clock stabilization time ■ Feature description I2C: '8-bit addressing' corrected to '7-bit addressing' ■ Feature description PPG: 'Reload timer overflow as clock input' corrected to 'Reload timer underflow as clock input' ■ Company name updated on the cover page: Fujitsu Microelectronics Limited -> Fujitsu Semiconductor Limited ■ Ordering information: MB96F395**A -> MB96F395**B

Page	Section	Change Result
Front Page	-	Added Mask device informations.
6, 7	Product Lineup	Added Mask device informations.
14	I/O Circuit Type	Error correction in Remarks of Type B.
18	I/O Circuit Type	Added Remarks in Type N.
20	RAMSTART/END And External Bus End Addresses	Added Mask device informations.
22	User ROM Memory Map For Mask ROM Devices	Added new subject for Mask device.
50	Handling Devices	Item "6. Power supply pins (Vcc/Vss)": Added note for bypass capacitor.
51	Handling Devices	Added new item "14. Clock modulator".
52, 53	Electrical Characteristics	Added output current spec for 2mA and 3mA outputs. Added Permitted Power dissipation spec for Mask device.
55	2. Recommended Operating Conditions	Smoothing capacitor: changed proper value for Typ.

Page	Section	Change Result
57	3. DC characteristics	Added Port drive condition in Remarks.
59 to 64	3. DC characteristics	- Added Mask device specification (target values). - Added Mode Conditions. - Changed proper value for flash devices.
65	4. AC Characteristics	Added RC clock stabilization time. Added remark in "PLL Phase Jitter"
66	When using an oscillation circuit	Added Figure of Amplitude.
67	Internal Clock timing	Added Mask device informations.
74	I ² C Timing	Added new parameter "Output fall time", "Capacitive load for each bus line" and "Pulse width of spikes".
75	5. Analog Digital Converter	Deleted double expression for I _{AIN} and corrected value.
78	Accuracy and setting of the A/D Converter sampling time	Prepared a more accurate estimation for sampling time by R _{ext} , C _{ext} , C _{IN} , R _{ADC} and C _{ADC}
81	7. Low Voltage Detector characteristics	- Added specification for Mask device (Value *2). - Added note description for inclination of the power-supply voltage.
83	8. FLASH memory program/erase characteristics	Erase time specification now includes "write time prior to internal erase". Separate specification for large and small Sectors.
84 to 91	Example Characteristics	Added new section.
92	Ordering Information	- Added the part numbers of mask devices. - Deleted the following part numbers: MB96F395RSA, MB96F395RWA, MB96F395YSA, MB96F395YWA, MB96F395YSB, MB96F395YWB

NOTE: Please see "Document History" about later revised information.

Document History

Document Title: CY96390 Series F ² MC-16FX 16-bit Proprietary Microcontroller Document Number: 002-04594				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	08/08/2012	Migrated to Cypress and assigned document number 002-04594. No change to document contents or format.
*A	6088404	SHUS	03/05/2018	Revised the following items: Marketing Part Numbers changed from an MB prefix to a CY prefix. 3.Pin Assignments 17.Ordering Information 18.Package Dimension For details, please see 19.Major Changes



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2010-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.