REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Changes in accordance with N.O.R 5962-R319-92.	92-09-30	M. A. FRYE
B	Drawing updated to reflect current requirements. Add theta JC to 1.3. Make change to $-I_{SC}$ and $+I_{SC}$ tests as specified under table I. –ro	00-08-28	R. MONNIN
C	Replaced reference to MIL-STD-973 with reference to MIL-PRF-38535. -rrp	03-12-17	R. MONNIN

THE ORIGINAL FIRST SHEET OF THIS DRAWING HAS BEEN REPLACED.

REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS				REV			C	C	C	C	C	C	C	C						
OF SHEETS				SHEET			1	2	3	4	5	6	7	8						

PMIC N/A

PREPARED BY
MARCIA B. KELLEHER

STANDARD MICROCIRCUIT DRAWING

THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS

AND AGENCIES OF THE DEPARTMENT OF DEFENSE

AMSC N/A

CHECKED BY
D. A. DiCENZO

APPROVED BY
N. A. HAUCK

DRAWING APPROVAL DATE
87-09-15

REVISION LEVEL
C

DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216
http://www.dscc.dla.mil

MICROCIRCUIT, LINEAR, DUAL MATCHED HIGH PERFORMANCE OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON

SIZE	CAGE CODE	
A	**67268**	**5962-87714**

SHEET 1 OF 8

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:

5962-87714	01	G	X
Drawing number	Device type (see 1.2.1)	Case outline (see 1.2.2)	Lead finish (see 1.2.3)

1.2.1 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	OP-14A	Dual matched high performance operational amplifiers
02	OP-14B	Dual matched high performance operational amplifiers

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
G	MACY1-X8	8	Can
P	GDIP1-T8 or CDIP2-T8	8	Dual-in-line

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings.

Supply voltage (V_S)	±22 V
Power dissipation (P_D)	500 mW
Differential input voltage	±30 V
Input voltage	Supply voltage
Output short-circuit duration	Indefinite
Storage temperature range	-65°C to +150°C
Lead temperature range (soldering, 60 seconds)	+300°C
Junction temperature (T_J)	-65°C to +150°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835

1.4 Recommended operating conditions.

Supply voltage (V_S)	±15 V
Ambient operating temperature range (T_A)	-55°C to +125°C

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 -- Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 -- List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2. Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $-55°C \le T_A \le +125°C$ $V_S = \pm 15$ V unless otherwise specified	Group A subgroups	Device type	Limits Min	Limits Max	Unit
Input offset voltage	V_{OS}	$R_S \le 20$ kΩ	1	01	-0.75	0.75	mV
			2, 3		-1.5	1.5	
			1	02	-5	5	
			2, 3		-6	6	
Input offset current	I_{OS}		1	01	-5	5	nA
			2, 3		-10	10	
			1	02	-25	25	
			2, 3		-50	50	
Input bias current	I_B		1	01	-50	50	nA
			2, 3		-60	60	
			1	02	-100	100	
			2, 3		-200	200	
Input voltage range	IVR	1/	1, 2, 3	All	±10		V
Common mode rejection ratio	CMRR	V_{CM} = IVR = ±10 V, $R_S \le 20$ kΩ	1	01	85		dB
			2, 3		80		
			1, 2, 3	02	70		
Power supply rejection ratio	PSRR	V_S = ±5 V to ±20 V, $R_S \le 20$ kΩ	1, 2, 3	01		60	µV/V
				02		150	
Output voltage swing	V_O	$R_L \ge 2$ kΩ	4, 5, 6	01	±12		V
			4	02	±12		
			5, 6		±10		
Large signal voltage gain	A_{VO}	V_O = ±10 V, $R_L \ge 2$ kΩ	4	01	100		V/mV
			5, 6		50		
			4	02	50		
			5, 6		25		
Power supply current	I_{SY}	No load each amplifier, T_A = +25°C	1	All		3	mA
Power dissipation	P_D	No load each amplifier, T_A = +25°C	1	All		90	mW
Channel separation	CS	T_A = +25°C	7	01	100		dB
				02	80		
Output short circuit current	$-I_{SC}$	T_A = +25°C	1	All	-60		mA
	$+I_{SC}$					60	
Input resistance differential mode	R_{IN}	T_A = +25°C 2/	1	01	2.0		MΩ
				02	1.0		

See footnotes at end of table.

TABLE I. Electrical performance characteristics – Continued.

Test	Symbol	Conditions $-55°C \le T_A \le +125°C$ $V_S = \pm 15$ V unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Rise time	t_r	$A_{VCL} = +1$, $V_{IN} = 50$ mV, $R_L \ge 2$ kΩ, $R_S = 50$ Ω, $C_L = 50$ pF, $T_A = +25°C$	9	All		350	ns
Overshoot	OS	$A_{VCL} = +1$, $V_{IN} = 50$ mV, $R_L \ge 2$ kΩ, $R_S = 50$ Ω, $C_L = 50$ pF, $T_A = +25°C$	9	All		10	%
Slew rate	SR	$R_L \ge 2$ kΩ, $R_S = 50$ kΩ, $C_L = 100$ pF, $T_A = +25°C$	7	All	0.25		V/µs
Bandwidth	BW	AVCL = +1, $T_A = +25°C$ 3/	7	All	1		MHz
Large signal bandwidth	LSBW	VO = 20 V_{P-P}, 4/ $T_A = +25°C$	7	All	4		kHz
Input offset voltage match	ΔV_{OS}		1	All	-1	1	mV
			2, 3		-1.5	1.5	
Common mode rejection match	ΔCMRR	$V_{CM} = \pm 10$ V, $R_S \le 100$ Ω	1	All	94		dB
			2, 3		90		

1/ IVR is guaranteed by CMRR test.

2/ R_{IN} is guaranteed by I_B test. $R_{IN} = 4\ kT/qI_B$ where kT/q = 0.026 at +25°C.

3/ Bandwidth is guaranteed by t_r test. BW = 0.35/ t_r.

4/ Large signal bandwidth is guaranteed by SR test. LSBW = SR/(2 x π x V_{PEAK}).

3.5.1 Certification/compliance mark. A compliance indicator “C” shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator “C” shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.

3.9 Verification and review. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

Device types	01 and 02
Case outlines	G and P
Terminal number	Terminal symbol
1	OUT A
2	-IN A
3	+IN A
4	$-V_S$
5	+IN B
6	-IN B
7	OUT B
8	$+V_S$

FIGURE 1. Terminal connections.

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

(2) T_A = +125°C, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 8, 10, and 11 in table I, method 5005 of MIL-STD-883 shall be omitted.

4.3.2 Groups C and D inspections.

a. End-point electrical parameters shall be as specified in table II herein.

b. Steady-state life test conditions, method 1005 of MIL-STD-883.

(1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

(2) T_A = +125°C, minimum.

(3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	1
Final electrical test parameters (method 5004)	1*, 2, 3, 4, 5, 6
Group A test requirements (method 5005)	1, 2, 3, 4, 5, 6, 7, 9
Groups C and D end-point electrical parameters (method 5005)	1

* PDA applies to subgroup 1.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 Record of users. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 03-12-17

Approved sources of supply for SMD 5962-87714 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/
5962-8771401GA	3/	OP-14AJ/883
5962-8771401PA	3/	OP-14AZ/883
5962-8771402GA	3/	OP-14BJ/883
5962-8771402PA	3/	OP-14BZ/883

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
3/ Not available from an approved source of supply.

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.