

# 11C06

## 750 MHz D-Type Flip-Flop

11C ECL Product

**Description**



The F11C06 is a high-speed ECL D-Type Master-Slave Flip-Flop capable of toggle rates over 750 MHz. Designed primarily for high-speed prescaling, it can also be used in any application which does not require preset inputs. The circuit is voltage-compensated, which makes input thresholds and output levels insensitive to  $V_{EE}$  variations. Complementary Q and  $\bar{Q}$  outputs are provided, as are two Data inputs, Clock and Clock Enable inputs. The 11C06 is pin-compatible with the Motorola MC1690L but is a higher-frequency replacement.

**Pin Names**


$D_n$	Data Input
CP	Clock Input
$\bar{CE}$	Clock Enable (Active LOW)
$Q, \bar{Q}$	Outputs

**Connection Diagram**

16-Pin DIP (Top View)

**Logic Symbol** $V_{CC1}$  = Pin 1 (1) $V_{CC2}$  = Pin 16 (16) $V_{EE}$  = Pin 8 (8)

( ) = Flatpak

**16-Pin Flatpak (Top View)****Truth Table**

$\bar{CE}$	CP	D	$Q_n$
L	L	X	$Q_{n-1}$
L	H	X	$Q_{n-1}$
L	$\sqcup$	L	L
L	$\sqcup$	H	H
H	X	X	$Q_{n-1}$

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 $\sqcup$  = LOW to HIGH Transition $Q_{n-1}$  = Previous State**Ordering Information**

Package	Outline	Order Code
Ceramic DIP	4J	DC
Flatpak	3L	FC

<b>Absolute Maximum Ratings</b>	Above which the useful life may be impaired
Storage Temperature	-65°C to +150°C
Maximum Junction Temperature ( $T_J$ )	-150°C
Supply Voltage Range	-7.0V to GND
Input Voltage (DC)	$V_{EE}$ to GND
Output Current (DC Output HIGH)	-50 mA

Operating Range -5.7V to -4.7V  
 Lead Temperature (Soldering 10 sec.) 300°C

#### Guaranteed Operating Ranges

Supply Voltage ( $V_{EE}$ )	Ambient Temperature (TA)		
	Min	Typ	Max
-5.7V	-5.2V	-4.7V	0°C to +75°C

**DC Characteristic:**  $V_{EE} = -5.2V$ ,  $V_{CC} = \text{GND}$

Symbol	Characteristic	Min	Typ	Max	Unit	TA	Condition
$V_{OH}$	Output Voltage HIGH	-1000		-840	mV	0°C	$V_{IN} = V_{IH(\text{Max})}$ or $V_{IL(\text{Min})}$ per Truth Table Loading 50Ω to -2V
		-960		-810		+25°C	
		-900		-720		+75°C	
$V_{OL}$	Output Voltage LOW	-1870		-1635	mV	0°C	$V_{IN} = V_{IH(\text{Min})}$ or $V_{IL(\text{Max})}$ for $D_n$ Inputs Loading 50Ω to -2V
		-1850		-1620		+25°C	
		-1830		-1595		+75°C	
$V_{OHC}$	Output Voltage High	-1020			mV	0°C	$V_{IN} = V_{IH(\text{Min})}$ or $V_{IL(\text{Max})}$ for $D_n$ Inputs Loading 50Ω to -2V
		-980				+25°C	
		-920				+75°C	
$V_{OLC}$	Output Voltage LOW			-1615	mV	0°C	$V_{IN} = V_{IH(\text{Min})}$ or $V_{IL(\text{Max})}$ for $D_n$ Inputs Loading 50Ω to -2V
				-1600		+25°C	
				-1575		+75°C	
$V_{IH}$	Input Voltage HIGH	-1135		-840	mV	0°C	Guaranteed Input Voltage HIGH for All Inputs
		-1095		-810		+25°C	
		-1035		-720		+75°C	
$V_{IL}$	Input Voltage LOW	-1870		-1500	mV	0°C	Guaranteed Input Voltage LOW for All Inputs
		-1850		-1485		+25°C	
		-1830		-1460		+75°C	
$I_{IH}$	Input Current HIGH Clock Input Data Input			250	μA	+25°C	$V_{IN} = V_{IH(\text{Max})}$
				270			
$I_{IL}$	Input Current LOW	0.5			μA	+25°C	$V_{IN} = V_{IH(\text{Min})}$
$I_{EE}$	Power Supply Current	-59	-40		mA	+25°C	All Inputs Open



**AC Characteristics:**  $V_{EE} = -5.2V$ ,  $V_{CC} = \text{GND}$ ,  $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$t_{PHL}$	Propagation Delay (CP-Q)	0.7	1.0	1.2	ns	See Figure 1
	Propagation Delay (CP-Q)	0.7	1.0	1.2	ns	
$t_{TLH}$	Transition Time 20% to 80%	0.5	0.8	1.0	ns	See Figure 1
	Transition Time 80% to 20%	0.5	0.8	1.0	ns	
$t_s$	Set-up Time		0.2		ns	
$t_h$	Hold Time		0.2		ns	
$f_{TOG(\text{MAX})}$	Toggle Frequency (CP)	650	750		MHz	See Figure 2, Note


**Note:** The device is guaranteed for  $f_{TOG(\text{CP})} \geq 600$  MHz,  $f_{TOG(\text{CE})} \geq 550$  MHz over the 0°C to +75°C temperature range.

**Functional Description**

While the clock is LOW, the slave is held steady and the information on the D input is permitted to enter the master. The next transition from LOW to HIGH locks the master in its present state making it insensitive to the D input. This transition simultaneously connects the slave to the master causing the new information to appear on the outputs. Master and slave clock thresholds are internally offset in opposite directions to avoid race conditions or simultaneous master-slave changes when the clock has slow rise or fall times.

**Figure 1 Propagation Delay (CP to Q)****Figure 2 Toggle Frequency Test Circuit**

---

Typical Waveforms

Horizontal Scale = 1.0 ns/div

Vertical Scale = 200 mV/div