

## Dual J-K Flip-Flop with Set and Reset

### High-Performance Silicon-Gate CMOS



The MC74HC112 is identical in pinout to the LS112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Each flip-flop is negative-edge clocked and has active-low asynchronous Set and Reset inputs.

The HC112 is identical in function to the HC76, but has a different pinout.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1  $\mu$ A
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Similar in Function to the LS112 Except When Set and Reset are Low Simultaneously
- Chip Complexity: 100 FETs or 25 Equivalent Gates

**LOGIC DIAGRAM**



PIN 16 =  $V_{CC}$   
PIN 8 = GND

## MC74HC112



**N SUFFIX**  
PLASTIC PACKAGE  
CASE 648-08



**D SUFFIX**  
SOIC PACKAGE  
CASE 751B-05




**DT SUFFIX**  
TSSOP PACKAGE  
CASE 948F-01

### ORDERING INFORMATION

|            |         |
|------------|---------|
| MC74HCXXN  | Plastic |
| MC74HCXXD  | SOIC    |
| MC74HCXXDT | TSSOP   |

### PIN ASSIGNMENT



### FUNCTION TABLE

| Inputs |       |       |   |   | Outputs   |    |
|--------|-------|-------|---|---|-----------|----|
| Set    | Reset | Clock | J | K | Q         | Q' |
| L      | H     | X     | X | X | H         | L  |
| H      | L     | X     | X | X | L         | H  |
| L      | L     | X     | X | X | L'        | L' |
| H      | H     | ~     | L | L | No Change |    |
| H      | H     | ~     | L | H | L         | H  |
| H      | H     | ~     | H | L | H         | L  |
| H      | H     | ~     | H | H | Toggle    |    |
| H      | H     | L     | X | X | No Change |    |
| H      | H     | H     | X | X | No Change |    |
| H      | H     | ~     | X | X | No Change |    |

\* Both outputs will remain low as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

**3**



## MAXIMUM RATINGS\*

| Symbol           | Parameter                                                                         | Value                          | Unit |
|------------------|-----------------------------------------------------------------------------------|--------------------------------|------|
| V <sub>CC</sub>  | DC Supply Voltage (Referenced to GND)                                             | - 0.5 to + 7.0                 | V    |
| V <sub>in</sub>  | DC Input Voltage (Referenced to GND)                                              | - 1.5 to V <sub>CC</sub> + 1.5 | V    |
| V <sub>out</sub> | DC Output Voltage (Referenced to GND)                                             | - 0.5 to V <sub>CC</sub> + 0.5 | V    |
| I <sub>in</sub>  | DC Input Current, per Pin                                                         | ± 20                           | mA   |
| I <sub>out</sub> | DC Output Current, per Pin                                                        | ± 25                           | mA   |
| I <sub>CC</sub>  | DC Supply Current, V <sub>CC</sub> and GND Pins                                   | ± 50                           | mA   |
| P <sub>D</sub>   | Power Dissipation in Still Air<br>Plastic DIP†<br>SOIC Package†<br>TSSOP Package† | 750<br>500<br>450              | mW   |
| T <sub>stg</sub> | Storage Temperature                                                               | - 65 to + 150                  | °C   |
| T <sub>L</sub>   | Lead Temperature, 1 mm from Case for 10 Seconds<br>(Plastic DIP, SOIC or TSSOP)   | 260                            | °C   |

\* Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

† Derating — Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: - 7 mW/°C from 65° to 125°C

TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range GND ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>CC</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

## RECOMMENDED OPERATING CONDITIONS

| Symbol                             | Parameter                                            | Min                                                                           | Max             | Unit               |    |
|------------------------------------|------------------------------------------------------|-------------------------------------------------------------------------------|-----------------|--------------------|----|
| V <sub>CC</sub>                    | DC Supply Voltage (Referenced to GND)                | 2.0                                                                           | 6.0             | V                  |    |
| V <sub>in</sub> , V <sub>out</sub> | DC Input Voltage, Output Voltage (Referenced to GND) | 0                                                                             | V <sub>CC</sub> | V                  |    |
| T <sub>A</sub>                     | Operating Temperature, All Package Types             | − 55                                                                          | + 125           | °C                 |    |
| t <sub>r</sub> , t <sub>f</sub>    | Input Rise and Fall Time<br>(Figure 1)               | V <sub>CC</sub> = 2.0 V<br>V <sub>CC</sub> = 4.5 V<br>V <sub>CC</sub> = 6.0 V | 0<br>0<br>0     | 1000<br>500<br>400 | ns |

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol          | Parameter                                      | Test Conditions                                                                                                   | V <sub>CC</sub><br>V | Guaranteed Limit   |                    |                    | Unit |
|-----------------|------------------------------------------------|-------------------------------------------------------------------------------------------------------------------|----------------------|--------------------|--------------------|--------------------|------|
|                 |                                                |                                                                                                                   |                      | - 55 to<br>25°C    | ≤ 85°C             | ≤ 125°C            |      |
| V <sub>IH</sub> | Minimum High-Level Input Voltage               | V <sub>out</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA                                | 2.0<br>4.5<br>6.0    | 1.5<br>3.15<br>4.2 | 1.5<br>3.15<br>4.2 | 1.5<br>3.15<br>4.2 | V    |
| V <sub>IL</sub> | Maximum Low-Level Input Voltage                | V <sub>out</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA                                | 2.0<br>4.5<br>6.0    | 0.3<br>0.9<br>1.2  | 0.3<br>0.9<br>1.2  | 0.3<br>0.9<br>1.2  | V    |
| V <sub>OH</sub> | Minimum High-Level Output Voltage              | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>out</sub>   ≤ 20 μA                               | 2.0<br>4.5<br>6.0    | 1.9<br>4.4<br>5.9  | 1.9<br>4.4<br>5.9  | 1.9<br>4.4<br>5.9  | V    |
|                 |                                                | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 4.0 mA<br> I <sub>out</sub>   ≤ 5.2 mA | 4.5<br>6.0           | 3.98<br>5.48       | 3.84<br>5.34       | 3.70<br>5.20       |      |
| V <sub>OL</sub> | Maximum Low-Level Output Voltage               | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>out</sub>   ≤ 20 μA                               | 2.0<br>4.5<br>6.0    | 0.1<br>0.1<br>0.1  | 0.1<br>0.1<br>0.1  | 0.1<br>0.1<br>0.1  | V    |
|                 |                                                | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 4.0 mA<br> I <sub>out</sub>   ≤ 5.2 mA | 4.5<br>6.0           | 0.26<br>0.26       | 0.33<br>0.33       | 0.40<br>0.40       |      |
| I <sub>in</sub> | Maximum Input Leakage Current                  | V <sub>in</sub> = V <sub>CC</sub> or GND                                                                          | 6.0                  | ± 0.1              | ± 1.0              | ± 1.0              | μA   |
| I <sub>CC</sub> | Maximum Quiescent Supply Current (per Package) | V <sub>in</sub> = V <sub>CC</sub> or GND<br>I <sub>out</sub> = 0 μA                                               | 6.0                  | 4                  | 40                 | 80                 | μA   |

NOTE: Information on typical parametric values can be found in Chapter 2.

**AC ELECTRICAL CHARACTERISTICS** ( $C_L = 50$  pF, Input  $t_r = t_f = 6$  ns)

| Symbol                   | Parameter                                                               | V <sub>CC</sub><br>V | Guaranteed Limit |                 |                 | Unit |
|--------------------------|-------------------------------------------------------------------------|----------------------|------------------|-----------------|-----------------|------|
|                          |                                                                         |                      | - 55 to<br>25°C  | ≤ 85°C          | ≤ 125°C         |      |
| $t_{max}$                | Maximum Clock Frequency (50% Duty Cycle)<br>(Figures 1 and 4)           | 2.0<br>4.5<br>6.0    | 6.0<br>30<br>35  | 4.8<br>24<br>28 | 4.0<br>20<br>24 | MHz  |
| $t_{PLH}$ ,<br>$t_{PHL}$ | Maximum Propagation Delay, Clock to Q or $\bar{Q}$<br>(Figures 1 and 4) | 2.0<br>4.5<br>6.0    | 125<br>25<br>21  | 155<br>31<br>26 | 190<br>38<br>32 | ns   |
| $t_{PLH}$ ,<br>$t_{PHL}$ | Maximum Propagation Delay, Reset to Q or $\bar{Q}$<br>(Figures 2 and 4) | 2.0<br>4.5<br>6.0    | 155<br>31<br>26  | 195<br>39<br>33 | 235<br>47<br>40 | ns   |
| $t_{PLH}$ ,<br>$t_{PHL}$ | Maximum Propagation Delay, Set to Q or $\bar{Q}$<br>(Figures 2 and 4)   | 2.0<br>4.5<br>6.0    | 165<br>33<br>28  | 205<br>41<br>35 | 250<br>50<br>43 | ns   |
| $t_{TLH}$ ,<br>$t_{THL}$ | Maximum Output Transition Time, Any Output<br>(Figures 1 and 4)         | 2.0<br>4.5<br>6.0    | 75<br>15<br>13   | 95<br>19<br>16  | 110<br>22<br>19 | ns   |
| $C_{in}$                 | Maximum Input Capacitance                                               | —                    | 10               | 10              | 10              | pF   |

## NOTES:

- For propagation delays with loads other than 50 pF, see Chapter 2.
- Information on typical parametric values can be found in Chapter 2.

| C <sub>PD</sub> | Power Dissipation Capacitance (Per Flip-Flop)* | Typical @ 25°C, V <sub>CC</sub> = 5.0 V | pF |
|-----------------|------------------------------------------------|-----------------------------------------|----|
|                 |                                                | 35                                      |    |

\* Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ . For load considerations, see Chapter 2.

3

**TIMING REQUIREMENTS** (Input  $t_r = t_f = 6$  ns)

| Symbol        | Parameter                                                           | V <sub>CC</sub><br>V | Guaranteed Limit   |                    |                    | Unit |
|---------------|---------------------------------------------------------------------|----------------------|--------------------|--------------------|--------------------|------|
|               |                                                                     |                      | - 55 to<br>25°C    | ≤ 85°C             | ≤ 125°C            |      |
| $t_{su}$      | Minimum Setup Time, J or K to Clock<br>(Figure 3)                   | 2.0<br>4.5<br>6.0    | 100<br>20<br>17    | 125<br>25<br>21    | 150<br>30<br>26    | ns   |
| $t_h$         | Minimum Hold Time, Clock to J or K<br>(Figure 3)                    | 2.0<br>4.5<br>6.0    | 3<br>3<br>3        | 3<br>3<br>3        | 3<br>3<br>3        | ns   |
| $t_{rec}$     | Minimum Recovery Time, Set or Reset Inactive to Clock<br>(Figure 2) | 2.0<br>4.5<br>6.0    | 100<br>20<br>17    | 125<br>25<br>21    | 150<br>30<br>26    | ns   |
| $t_w$         | Minimum Pulse Width, Clock<br>(Figure 1)                            | 2.0<br>4.5<br>6.0    | 80<br>16<br>14     | 100<br>20<br>17    | 120<br>24<br>20    | ns   |
| $t_w$         | Minimum Pulse Width, Set or Reset<br>(Figure 2)                     | 2.0<br>4.5<br>6.0    | 80<br>16<br>14     | 100<br>20<br>17    | 120<br>24<br>20    | ns   |
| $t_r$ , $t_f$ | Maximum Input Rise and Fall Times<br>(Figure 1)                     | 2.0<br>4.5<br>6.0    | 1000<br>500<br>400 | 1000<br>500<br>400 | 1000<br>500<br>400 | ns   |

NOTE: Information on typical parametric values can be found in Chapter 2.

## SWITCHING WAVEFORMS




Figure 1.




Figure 2.





Figure 3.



\* Includes all probe and jig capacitance

Figure 4. Test Circuit

## EXPANDED LOGIC DIAGRAM

