

National Semiconductor is now part of
Texas Instruments.

Search <http://www.ti.com/> for the latest technical
information and details on our current products and services.

LMV796/LMV796Q/LMV797

17 MHz, Low Noise, CMOS Input, 1.8V Operational Amplifiers

General Description

The LMV796/LMV796Q (Single) and the LMV797 (Dual) low noise, CMOS input operational amplifiers offer a low input voltage noise density of 5.8 nV/ $\sqrt{\text{Hz}}$ while consuming only 1.15 mA (LMV796/LMV796Q) of quiescent current. The LMV796/LMV796Q and LMV797 are unity gain stable op amps and have gain bandwidth of 17 MHz. The LMV796/LMV796Q/LMV797 have a supply voltage range of 1.8V to 5.5V and can operate from a single supply. The LMV796/LMV796Q/LMV797 each feature a rail-to-rail output stage capable of driving a 600 Ω load and sourcing as much as 60 mA of current.

The LMV796/LMV796Q family provides optimal performance in low voltage and low noise systems. A CMOS input stage, with typical input bias currents in the range of a few femtoAmperes, and an input common mode voltage range, which includes ground, make the LMV796/LMV796Q and the LMV797 ideal for low power sensor applications.

The LMV796/LMV796Q/LMV797 are manufactured using National's advanced VIP50 process. The LMV796/LMV796Q are offered in 5-pin SOT23 package. The LMV797 is offered in 8-pin MSOP package.

Features


(Typical 5V supply, unless otherwise noted)

- Input referred voltage noise 5.8 nV/ $\sqrt{\text{Hz}}$
- Input bias current 100 fA
- Unity gain bandwidth 17 MHz
- Supply current per channel
 - LMV796/LMV796Q 1.15 mA
 - LMV797 1.30 mA
- Rail-to-rail output swing
 - @ 10 k Ω load 25 mV from rail
 - @ 2 k Ω load 45 mV from rail
- Guaranteed 2.5V and 5.0V performance
- Total harmonic distortion 0.01% @ 1kHz, 600 Ω
- Temperature range -40°C to 125°C
- LMV796Q is an Automotive grade product that is AEC-Q100 grade 1 qualified and is manufactured on an automotive grade flow.


Applications

- Photodiode amplifiers
- Active filters and buffers
- Low noise signal processing
- Medical instrumentation
- Sensor interface applications
- Automotive

Typical Application



Photodiode Transimpedance Amplifier



Input Referred Voltage Noise vs. Frequency

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)

Human Body Model	2000V
Machine Model	200V
Charge-Device Model	1000V
V_{IN} Differential	$\pm 0.3V$
Supply Voltage ($V^+ - V^-$)	6.0V
Input/Output Pin Voltage	$V^+ + 0.3V, V^- - 0.3V$
Storage Temperature Range	$-65^\circ C$ to $150^\circ C$
Junction Temperature (Note 3)	$+150^\circ C$

Soldering Information

Infrared or Convection (20 sec)	$235^\circ C$
Wave Soldering Lead Temp (10 sec)	$260^\circ C$

Operating Ratings (Note 1)

Temperature Range (Note 3)	$-40^\circ C$ to $125^\circ C$
Supply Voltage ($V^+ - V^-$)	
$-40^\circ C \leq T_A \leq 125^\circ C$	2.0V to 5.5V
$0^\circ C \leq T_A \leq 125^\circ C$	1.8V to 5.5V
Package Thermal Resistance (θ_{JA}) (Note 3)	
5-Pin SOT-23	$180^\circ C/W$
8-Pin MSOP	$236^\circ C/W$

2.5V Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for $T_A = 25^\circ C$, $V^+ = 2.5V$, $V^- = 0V$, $V_{CM} = V^+/2 = V_O$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
V_{OS}	Input Offset Voltage			0.1	± 1.35 ± 1.65	mV
$TC V_{OS}$	Input Offset Voltage Temperature Drift	LMV796/LMV796Q (Note 6)		-1.0		$\mu V/^\circ C$
		LMV797 (Note 6)		-1.8		
I_B	Input Bias Current	$V_{CM} = 1.0V$ (Note 7, Note 8)		0.05	1 25	pA
		$-40^\circ C \leq T_A \leq 85^\circ C$				
		$-40^\circ C \leq T_A \leq 125^\circ C$		0.05	1 100	
I_{OS}	Input Offset Current	$V_{CM} = 1.0V$ (Note 8)		10		fA
CMRR	Common Mode Rejection Ratio	$0V \leq V_{CM} \leq 1.4V$	80 75	94		dB
PSRR	Power Supply Rejection Ratio	$2.0V \leq V^+ \leq 5.5V, V_{CM} = 0V$	80 75	100		dB
		$1.8V \leq V^+ \leq 5.5V, V_{CM} = 0V$	80	98		
CMVR	Common Mode Voltage Range	CMRR ≥ 60 dB CMRR ≥ 55 dB	-0.3 -0.3		1.5 1.5	V
A_{VOL}	Open Loop Voltage Gain	$V_{OUT} = 0.15V$ to $2.2V$, $R_{LOAD} = 2$ k Ω to $V^+/2$	LMV796/LMV796Q 85 80	98		dB
			LMV797 82 78	92		
		$V_{OUT} = 0.15V$ to $2.2V$, $R_{LOAD} = 10$ k Ω to $V^+/2$	88 84	110		
V_{OUT}	Output Voltage Swing High	$R_{LOAD} = 2$ k Ω to $V^+/2$		25	75 82	mV from either rail
		$R_{LOAD} = 10$ k Ω to $V^+/2$		20	65 71	
	Output Voltage Swing Low	$R_{LOAD} = 2$ k Ω to $V^+/2$		30	75 78	
		$R_{LOAD} = 10$ k Ω to $V^+/2$		15	65 67	

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
I_{OUT}	Output Current	Sourcing to V^- $V_{IN} = 200 \text{ mV}$ (Note 9)	35 28	47		mA
		Sinking to V^+ $V_{IN} = -200 \text{ mV}$ (Note 9)	7 5	15		
I_S	Supply Current per Amplifier	LMV796/LMV796Q		0.95	1.30 1.65	mA
		LMV797 per channel		1.1	1.50 1.85	
SR	Slew Rate	$A_V = +1$, Rising (10% to 90%)		8.5		V/ μ s
		$A_V = +1$, Falling (90% to 10%)		10.5		
GBW	Gain Bandwidth			14		MHz
e_n	Input Referred Voltage Noise Density	$f = 1 \text{ kHz}$		6.2		$\text{nV}/\sqrt{\text{Hz}}$
i_n	Input Referred Current Noise Density	$f = 1 \text{ kHz}$		0.01		$\text{pA}/\sqrt{\text{Hz}}$
THD+N	Total Harmonic Distortion + Noise	$f = 1 \text{ kHz}$, $A_V = 1$, $R_{LOAD} = 600\Omega$		0.01		%

5V Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for $T_A = 25^\circ\text{C}$, $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{CM} = V^+/2 = V_O$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
V_{OS}	Input Offset Voltage			0.1	± 1.35 ± 1.65	mV
TC V_{OS}	Input Offset Voltage Temperature Drift	LMV796/LMV796Q (Note 6)		-1.0		$\mu\text{V}/^\circ\text{C}$
		LMV797 (Note 6)		-1.8		
I_B	Input Bias Current	$V_{CM} = 2.0\text{V}$ (Note 7, Note 8)	$-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$	0.1	1 25	pA
			$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	0.1	1 100	
I_{OS}	Input Offset Current	$V_{CM} = 2.0\text{V}$ (Note 8)		10		fA
CMRR	Common Mode Rejection Ratio	$0\text{V} \leq V_{CM} \leq 3.7\text{V}$	80 75	100		dB
PSRR	Power Supply Rejection Ratio	$2.0\text{V} \leq V^+ \leq 5.5\text{V}$, $V_{CM} = 0\text{V}$	80 75	100		dB
		$1.8\text{V} \leq V^+ \leq 5.5\text{V}$, $V_{CM} = 0\text{V}$	80	98		
CMVR	Common Mode Voltage Range	CMRR $\geq 60 \text{ dB}$ CMRR $\geq 55 \text{ dB}$	-0.3 -0.3		4 4	V
A_{VOL}	Open Loop Voltage Gain	$V_{OUT} = 0.3\text{V to } 4.7\text{V}$, $R_{LOAD} = 2 \text{ k}\Omega$ to $V^+/2$	LMV796/LMV796Q	85 80	97	dB
			LMV797	82 78	89	
		$V_{OUT} = 0.3\text{V to } 4.7\text{V}$, $R_{LOAD} = 10 \text{ k}\Omega$ to $V^+/2$		88 84	110	

V _{OUT}	Output Voltage Swing High	R _{LOAD} = 2 kΩ to V ₊ /2			35	75	mV from either rail
		R _{LOAD} = 10 kΩ to V ₊ /2			25	65	
	Output Voltage Swing Low	R _{LOAD} = 2 kΩ to V ₊ /2	LMV796/LMV796Q		42	75	
			LMV797		45	80	
		R _{LOAD} = 10 kΩ to V ₊ /2			20	65	
I _{OUT}	Output Current	Sourcing to V ₋ V _{IN} = 200 mV (<i>Note 9</i>)		45	60		mA
				37			
		Sinking to V ₊ V _{IN} = -200 mV (<i>Note 9</i>)		10	21		
I _S	Supply Current per Amplifier	LMV796/LMV796Q			1.15	1.40	mA
		LMV797per channel			1.30	1.70	
SR	Slew Rate	A _V = +1, Rising (10% to 90%)		6.0	9.5		V/μs
		A _V = +1, Falling (90% to 10%)		7.5	11.5		
GBW	Gain Bandwidth				17		MHz
e _n	Input Referred Voltage Noise Density	f = 1 kHz			5.8		nV/√Hz
i _n	Input Referred Current Noise Density	f = 1 kHz			0.01		pA/√Hz
THD+N	Total Harmonic Distortion + Noise	f = 1 kHz, A _V = 1, R _{LOAD} = 600Ω			0.01		%

Note 1: *Absolute Maximum Ratings* indicate limits beyond which damage to the device may occur. *Operating Ratings* indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the *Electrical Characteristics* tables.

Note 2: Human Body Model is 1.5kΩ in series with 100pF. Machine Model is 0Ω in series with 200pF.

Note 3: The maximum power dissipation is a function of T_{JMAX}, θ_{JA}. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{JMAX} - T_A) / θ_{JA}. All numbers apply for packages soldered directly onto a PC Board.

Note 4: Typical values represent the parametric norm at the time of characterization.

Note 5: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using the statistical quality control (SQC) method.



Note 6: Offset voltage average drift is determined by dividing the change in V_{OS} by temperature change.

Note 7: Positive current corresponds to current flowing into the device.

Note 8: This parameter is guaranteed by design and/or characterization and is not tested in production.

Note 9: The short circuit test is a momentary test, the short circuit duration is 1.5ms.

Connection Diagrams



Ordering Information


Package	Part Number	Package Marking	Transport Media	NSC Drawing
5-Pin SOT23	LMV796MF	AT3A	1k Units Tape and Reel	MF05A
	LMV796MFX		3k Units Tape and Reel	
5-Pin SOT23	LMV796QMF	AD7A	1k Units Tape and Reel	MF05A
	LMV796QMFX		3k Units Tape and Reel	
8-Pin MSOP	LMV797MM	AU3A	1k Units Tape and Reel	MUA08A
	LMV797MMX		3.5k Units Tape and Reel	

Typical Performance Characteristics

= 5V, $V_{CM} = V^+/2$.


Unless otherwise specified, $T_A = 25^\circ\text{C}$, $V^- = 0$, $V^+ = \text{Supply Voltage}$

Supply Current vs. Supply Voltage (LMV796/LMV796Q)




20183505

Supply Current vs. Supply Voltage (LMV797)




20183581

V_{OS} vs. V_{CM}




20183509

V_{OS} vs. V_{CM}




20183551

V_{OS} vs. V_{CM}




20183511

V_{OS} vs. Supply Voltage




20183512


Slew Rate vs. Supply Voltage



20183529


Input Bias Current vs. V_{CM} 

20183562

Input Bias Current vs. V_{CM} 


20183587

Sourcing Current vs. Supply Voltage




20183520

Sinking Current vs. Supply Voltage




20183519

Sourcing Current vs. Output Voltage




20183550


Sinking Current vs. Output Voltage




Positive Output Swing vs. Supply Voltage




Negative Output Swing vs. Supply Voltage




Positive Output Swing vs. Supply Voltage




Negative Output Swing vs. Supply Voltage



Positive Output Swing vs. Supply Voltage




Negative Output Swing vs. Supply Voltage




20183513

Time Domain Voltage Noise




20183582

Input Referred Voltage Noise vs. Frequency




20183539

Overshoot and Undershoot vs. C_{LOAD}




20183530

THD+N vs. Peak-to-Peak Output Voltage (V_{OUT})




20183526


THD+N vs. Peak-to-Peak Output Voltage (V_{OUT})



20183504




20183574




20183575

Open Loop Gain and Phase with Capacitive Load




20183541

Open Loop Gain and Phase with Resistive Load




20183573

Closed Loop Output Impedance vs. Frequency




20183532

Crosstalk Rejection




20183580

Small Signal Transient Response, $A_V = +1$




20183538

Large Signal Transient Response, $A_V = +1$




20183537

Small Signal Transient Response, $A_V = +1$




20183533

Large Signal Transient Response, $A_V = +1$




20183534

Phase Margin vs. Capacitive Load (Stability)




20183545

Phase Margin vs. Capacitive Load (Stability)




20183546

Positive PSRR vs. Frequency




20183527

Negative PSRR vs. Frequency




20183528

CMRR vs. Frequency



20183556

Input Common Mode Capacitance vs. V_{CM}



20183576

Application Information

ADVANTAGES OF THE LMV796/LMV797

Wide Bandwidth at Low Supply Current

The LMV796 and LMV797 are high performance op amps that provide a unity gain bandwidth of 17 MHz while drawing a low supply current of 1.15 mA. This makes them ideal for providing wideband amplification in portable applications.

Low Input Referred Noise and Low Input Bias Current

The LMV796/LMV797 have a very low input referred voltage noise density (5.8 nV/√Hz at 1 kHz). A CMOS input stage ensures a small input bias current (100 fA) and low input referred current noise (0.01 pA/√Hz). This is very helpful in maintaining signal fidelity, and makes the LMV796 and LMV797 ideal for audio and sensor based applications.

Low Supply Voltage

The LMV796 and the LMV797 have performance guaranteed at 2.5V and 5V supply. The LMV796 family is guaranteed to be operational at all supply voltages between 2.0V and 5.5V, for ambient temperatures ranging from -40°C to 125°C, thus utilizing the entire battery lifetime. The LMV796 and LMV797 are also guaranteed to be operational at 1.8V supply voltage, for temperatures between 0°C and 125°C. This makes the LMV796 family ideal for usage in low-voltage commercial applications.

RRO and Ground Sensing

Rail-to-rail output swing provides maximum possible dynamic range at the output. This is particularly important when operating at low supply voltages. An innovative positive feedback scheme is used to boost the current drive capability of the output stage. This allows the LMV796 and the LMV797 to source more than 40 mA of current at 1.8V supply. This also limits the performance of the LMV796 family as comparators, and hence the usage of the LMV796 and the LMV797 in an open-loop configuration is not recommended. The input common-mode range includes the negative supply rail which allows direct sensing at ground in single supply operation.

Small Size

The small footprint of the LMV796 and the LMV797 package saves space on printed circuit boards, and enables the design of smaller electronic products, such as cellular phones, pagers, or other portable systems. Long traces between the signal source and the op amp make the signal path susceptible to noise. By using the physically smaller LMV796 or LMV797 package, the op amp can be placed closer to the signal source, reducing noise pickup and increasing signal integrity.

CAPACITIVE LOAD TOLERANCE

The LMV796 and LMV797 can directly drive 120 pF in unity-gain without oscillation. The unity-gain follower is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers. The combination of the amplifier's output impedance and the capacitive load induces phase lag. This results in either an under-damped pulse response or oscillation. To drive a heavier capacitive load, the circuit in [Figure 1](#) can be used.

In [Figure 1](#), the isolation resistor R_{ISO} and the load capacitor C_L form a pole to increase stability by adding more phase margin to the overall system. The desired performance depends on the value of R_{ISO} . The bigger the R_{ISO} resistor value, the more stable V_{OUT} will be. Increased R_{ISO} would, however, result in a reduced output swing and short circuit current.





FIGURE 1. Isolation of C_L to Improve Stability

INPUT CAPACITANCE AND FEEDBACK CIRCUIT ELEMENTS

The LMV796 family has a very low input bias current (100 fA) and a low 1/f noise corner frequency (400 Hz), which makes it ideal for sensor applications. However, to obtain this performance a large CMOS input stage is used, which adds to the input capacitance of the op amp, C_{IN} . Though this does not affect the DC and low frequency performance, at higher frequencies the input capacitance interacts with the input and the feedback impedances to create a pole, which results in lower phase margin and gain peaking. This can be controlled by being selective in the use of feedback resistors, as well as, by using a feedback capacitance, C_F . For example, in the inverting amplifier shown in [Figure 2](#), if C_{IN} and C_F are ignored and the open loop gain of the op amp is considered infinite then the gain of the circuit is $-R_2/R_1$. An op amp, however, usually has a dominant pole, which causes its gain to drop with frequency. Hence, this gain is only valid for DC and low frequency. To understand the effect of the input capacitance coupled with the non-ideal gain of the op amp, the circuit needs to be analyzed in the frequency domain using a Laplace transform.



$$A_V = - \frac{V_{OUT}}{V_{IN}} = - \frac{R_2}{R_1}$$

FIGURE 2. Inverting Amplifier


For simplicity, the op amp is modeled as an ideal integrator with a unity gain frequency of A_0 . Hence, its transfer function (or gain) in the frequency domain is A_0/s . Solving the circuit equations in the frequency domain, ignoring C_F for the moment, results in an expression for the gain shown in Equation 1.

$$\frac{V_{OUT}}{V_{IN}}(s) = \frac{-R_2/R_1}{1 + \frac{s}{\left(\frac{A_0 R_1}{R_1 + R_2}\right)} + \frac{s^2}{\left(\frac{A_0}{C_{IN} R_2}\right)}} \quad (1)$$

It can be inferred from the denominator of the transfer function that it has two poles, whose expressions can be obtained by solving for the roots of the denominator and are shown in Equation 2.

$$P_{1,2} = \frac{-1}{2C_{IN}} \left[\frac{1}{R_1} + \frac{1}{R_2} \pm \sqrt{\left(\frac{1}{R_1} + \frac{1}{R_2}\right)^2 - \frac{4A_0C_{IN}}{R_2}} \right] \quad (2)$$


Equation 2 shows that as the values of R_1 and R_2 are increased, the magnitude of the poles, and hence the bandwidth of the amplifier, is reduced. This theory is verified by using different values of R_1 and R_2 in the circuit shown in Figure 1 and by comparing their frequency responses. In Figure 3 the frequency responses for three different values of R_1 and R_2 are shown. When both R_1 and R_2 are 1 k Ω , the response is flattest and widest; whereas, it narrows and peaks significantly when both their values are changed to 10 k Ω or 30 k Ω . So it is advisable to use lower values of R_1 and R_2 to obtain a wider and flatter response. Lower resistances also help in high sensitivity circuits since they add less noise.



20183559

FIGURE 3. Gain Peaking Caused by Large R_1 , R_2

A way of reducing the gain peaking is by adding a feedback capacitance C_F in parallel with R_2 . This introduces another pole in the system and prevents the formation of pairs of complex conjugate poles which cause the gain to peak. Figure 4 shows the effect of C_F on the frequency response of the circuit. Adding a capacitance of 2 pF removes the peak, while a capacitance of 5 pF creates a much lower pole and reduces the bandwidth excessively.




20183560

FIGURE 4. Gain Peaking Eliminated by C_F

AUDIO PREAMPLIFIER WITH BAND PASS FILTERING

With low input referred voltage noise, low supply voltage and current, and a low harmonic distortion, the LMV796 family is ideal for audio applications. Its wide unity gain bandwidth allows it to provide large gain for a wide range of frequencies and it can be used to design a preamplifier to drive a load of as low as 600 Ω with less than 0.01% distortion. Two amplifier circuits are shown in Figure 5 and Figure 6. Figure 5 is an inverting amplifier, with a 10 k Ω feedback resistor, R_2 , and a 1 k Ω input resistor, R_1 , and hence provides a gain of -10. Figure 6 is a non-inverting amplifier, using the same values of R_1 and R_2 , and provides a gain of 11. In either of these circuits, the coupling capacitor C_{C1} decides the lower frequency at which the circuit starts providing gain, while the feedback capacitor C_F decides the frequency at which the gain starts dropping off. Figure 7 shows the frequency response of the inverting amplifier with different values of C_F .



20183565

FIGURE 5. Inverting Audio Preamplifier




FIGURE 6. Non-inverting Audio Preamplifier




FIGURE 7. Frequency Response of the Inverting Audio Preamplifier

TRANSIMPEDANCE AMPLIFIER

CMOS input op amps are often used in transimpedance applications as they have an extremely high input impedance. A transimpedance amplifier converts a small input current into a voltage. This current is usually generated by a photodiode. The transimpedance gain, measured as the ratio of the output voltage to the input current, is expected to be large and wide-band. Since the circuit deals with currents in the range of a few nA, low noise performance is essential. The LMV796/LMV797 are CMOS input op amps providing wide bandwidth and low noise performance, and are hence ideal for transimpedance applications.

Usually, a transimpedance amplifier is designed on the basis of the current source driving the input. A photodiode is a very common capacitive current source, which requires transimpedance gain for transforming its miniscule current into easily detectable voltages. The photodiode and the amplifier's gain are selected with respect to the speed and accuracy required of the circuit. A faster circuit would require a photodiode with lesser capacitance and a faster amplifier. A more sensitive circuit would require a sensitive photodiode and a high gain. A typical transimpedance amplifier is shown in Figure 8. The output voltage of the amplifier is given by the equation $V_{OUT} = -I_{IN}R_F$. Since the output swing of the amplifier is limited, R_F should be selected such that all possible values of I_{IN} can be detected.

The LMV796/LMV797 have a large gain-bandwidth product (17 MHz), which enables high gains at wide bandwidths. A rail-to-rail output swing at 5.5V supply allows detection and amplification of a wide range of input currents. A CMOS input stage with negligible input current noise and low input voltage noise allows the LMV796/LMV797 to provide high fidelity amplification for wide bandwidths. These properties make the LMV796/LMV797 ideal for systems requiring wide-band transimpedance amplification.




FIGURE 8. Photodiode Transimpedance Amplifier

As mentioned earlier, the following parameters are used to design a transimpedance amplifier: the amplifier gain-bandwidth product, A_0 ; the amplifier input capacitance, C_{CM} ; the photodiode capacitance, C_D ; the transimpedance gain required, R_F ; and the amplifier output swing. Once a feasible R_F is selected using the amplifier output swing, these numbers can be used to design an amplifier with the desired transimpedance gain and a maximally flat frequency response.

An essential component for obtaining a maximally flat response is the feedback capacitor, C_F . The capacitance seen at the input of the amplifier, C_{IN} , combined with the feedback capacitor, R_F , generate a phase lag which causes gain-peaking and can destabilize the circuit. C_{IN} is usually just the sum of C_D and C_{CM} . The feedback capacitor C_F creates a pole, f_p in the noise gain of the circuit, which neutralizes the zero in the noise gain, f_z , created by the combination of R_F and C_{IN} . If properly positioned, the noise gain pole created by C_F can ensure that the slope of the gain remains at 20 dB/decade till the unity gain frequency of the amplifier is reached, thus ensuring stability. As shown in Figure 9, f_p is positioned such that it coincides with the point where the noise gain intersects the op amp's open loop gain. In this case, f_p is also the overall -3 dB frequency of the transimpedance amplifier. The value of C_F needed to make it so is given by Equation 3. A larger value of C_F causes excessive reduction of bandwidth, while a smaller value fails to prevent gain peaking and instability.

$$C_F = \frac{1 + \sqrt{1 + 4\pi R_F C_{IN} A_0}}{2\pi R_F A_0} \quad (3)$$




FIGURE 9. C_F Selection for Stability

Calculating C_F from Equation 3 can sometimes return unreasonably small values (<1 pF), especially for high speed applications. In these cases, it is often more practical to use the circuit shown in Figure 10 in order to allow more reasonable values. In this circuit, the capacitance C_F' is $(1 + R_B/R_A)$ times the effective feedback capacitance, C_F . A larger capacitor can now be used in this circuit to obtain a smaller effective capacitance.

For example, if a C_F of 0.5 pF is needed, while only a 5 pF capacitor is available, R_B and R_A can be selected such that $R_B/R_A = 9$. This would convert a C_F' of 5 pF into a C_F of 0.5 pF. This relationship holds as long as $R_A \ll R_F$.




FIGURE 10. Obtaining Small C_F from Large C_F'

LMV796 AS A TRANSIMPEDANCE AMPLIFIER

The LMV796 was used in the designs for a number of amplifiers with varying transimpedance gains and source capacitances. The gains, bandwidths and feedback capacitances of the circuits created are summarized in Table 1. The frequency responses are presented in Figure 11 and Figure 12. The

feedback capacitances are slightly different from the formula in Equation 3, since the parasitic capacitance of the board and the feedback resistor R_F had to be accounted for.

TABLE 1.

Transimpedance, A_{TI}	C_{IN}	C_F	-3 dB Frequency
470000	50 pF	1.5 pF	350 kHz
470000	100 pF	2.0 pF	250 kHz
470000	200 pF	3.0 pF	150 kHz
47000	50 pF	4.5 pF	1.5 MHz
47000	100 pF	6.0 pF	1 MHz
47000	200 pF	9.0 pF	700 kHz




FIGURE 11. Frequency Response for $A_{TI} = 470000$





FIGURE 12. Frequency Response for $A_{TI} = 47000$

HIGH GAIN WIDEBAND TRANSIMPEDANCE AMPLIFIER USING THE LMV797


The LMV797 dual, low noise, wide bandwidth, CMOS input op amp IC can be used for compact, robust and integrated solutions for sensing and amplifying wide-band signals obtained from sensitive photodiodes. One of the two op amps available can be used to obtain transimpedance gain while the other can be used for amplifying the output voltage to further enhance the transimpedance gain. The wide bandwidth of the op amps (17 MHz) ensures that they are capable of providing high gain for a wide range of frequencies. The low input referred noise (5.8 nV/√Hz) allows the amplifier to deliver an output with a high SNR (signal to noise ratio). The small 8-pin MSOP footprint saves space on printed circuit boards and allows ease of design in portable products.

The circuit shown in Figure 13, has the first op amp acting as a transimpedance amplifier with a gain of 47000, while the second stage provides a voltage gain of 10. This provides a total transimpedance gain of 470000 with a -3 dB bandwidth of about 1.5 MHz, for a total input capacitance of 50 pF. The frequency response for the circuit is shown in Figure 14



20183586

FIGURE 13. 1.5 MHz Transimpedance Amplifier with $A_{TI} = 470000$




20183579

FIGURE 14. 1.5 MHz Transimpedance Amplifier Frequency Response

SENSOR INTERFACES




The low input bias current and low input referred noise of the LMV796 and LMV797 make them ideal for sensor interfaces. These circuits are required to sense voltages of the order of a few μV and currents amounting to less than a nA hence, the op amp needs to have low voltage noise and low input bias current. Typical applications include infra-red (IR) thermometry, thermocouple amplifiers and pH electrode buffers. Figure 15 is an example of a typical circuit used for measuring IR radiation intensity, often used for estimating the temperature of an object from a distance. The IR sensor generates a voltage proportional to I, which is the intensity of the IR radiation falling on it. As shown in Figure 15, K is the constant of proportionality relating the voltage across the IR sensor (V_{IN}) to the radiation intensity, I. The resistances R_A and R_B are selected to provide a high gain to amplify this voltage, while C_F is added to filter out the high frequency noise.



20183572

FIGURE 15. IR Radiation Sensor



Physical Dimensions inches (millimeters) unless otherwise noted




CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS
DIMENSIONS IN () FOR REFERENCE ONLY

MF05A (Rev D)

5-Pin SOT-23 NS Package Number MF05A



RECOMMENDED LAND PATTERN



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

MUA08A (Rev F)

8-Pin MSOP NS package Number MUA08A

Notes

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com