







SN74LV164A-Q1 SCLS886 - DECEMBER 2022

SN74LV164A-Q1 Automotive 8-Bit Parallel-Out Serial Shift Registers

1 Features

- AEC-Q100 qualified for automotive applications:
 - Device temperature grade 1: -40°C to +125°C, T_A
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C6
- 2-V to 5.5-V V_{CC} operation
- Maximum t_{pd} of 10.5 ns at 5 V
- Typical V_{OLP} (output ground bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_{A} = 25^{\circ}\text{C}$
- Typical V_{OHV} (output V_{OH} undershoot) > 2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- loff supports live insertion, partial power-down mode, and back-drive protection
- Support mixed-mode voltage operation on all ports
- Latch-up performance exceeds 250 mA per JESD 17

2 Applications

- **Output expansion**
- LED matrix control
- 7-segment display control


3 Description

The SN74LV164A-Q1 devices are 8-bit parallel-out serial shift registers designed for 2-V to 5.5-V V_{CC} operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LV164A-Q1	BQA (WQFN, 14)	3.00 mm × 2.50 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram (Positive Logic)



Table of Contents

1 Features1	8 Detailed Description	11
2 Applications 1	8.1 Overview	11
3 Description1	8.2 Functional Block Diagram	11
4 Revision History2	8.3 Feature Description	11
5 Pin Configuration and Functions3	8.4 Device Functional Modes	11
6 Specifications4	9 Application and Implementation	12
6.1 Absolute Maximum Ratings ⁽¹⁾ 4	9.1 Application Information	
6.2 ESD Ratings4	9.2 Typical Application1	
6.3 Recommended Operating Conditions5	10 Power Supply Recommendations1	
6.4 Thermal Information5	11 Layout1	
6.5 Electrical Characteristics6	11.1 Layout Guidelines1	
6.6 Timing Requirements: V _{CC} = 2.5 V ± 0.2 V6	11.2 Layout Example1	14
6.7 Timing Requirements: V _{CC} = 3.3 V ± 0.3 V6	12 Device and Documentation Support1	15
6.8 Timing Requirements: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	12.1 Receiving Notification of Documentation Updates1	15
6.9 Switching Characteristics: V _{CC} = 2.5 V ± 0.2 V7	12.2 Support Resources1	15
6.10 Switching Characteristics: V _{CC} = 3.3 V ± 0.3 V7	12.3 Trademarks1	15
6.11 Switching Characteristics: V _{CC} = 5 V ± 0.5 V7	12.4 Electrostatic Discharge Caution1	15
6.12 Noise Characteristics ⁽¹⁾ 7	12.5 Glossary1	15
6.13 Operating Characteristics8	13 Mechanical, Packaging, and Orderable	
6.14 Typical Characteristics9	Information1	15
7 Parameter Measurement Information10		

4 Revision History

DATE	REVISION	NOTES
December 2022	*	Initial Release

5 Pin Configuration and Functions




Figure 5-1. BQA Package, 14-PIN WQFN (Top View)

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	I I PE(''	DESCRIPTION
Α	1	I	Serial input A
В	2	I	Serial input B
Q _A	3	0	Output A
Q _B	4	0	Output B
Q _C	5	0	Output C
Q_D	6	0	Output D
GND	7	G	Ground pin
CLK	8	I	Storage clock
CLR	9	I	Storage clear
Q _E	10	0	Output E
Q _F	11	0	Output F
Q_G	12	0	Output G
Q _H	13	0	Output H
Q _H	11	0	Q _H inverted
V _{CC}	14	Р	Power pin
Thermal pad		_	Thermal pad ⁽²⁾

⁽¹⁾ I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

⁽²⁾ WBQA package only



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
VI	Input voltage ⁽²⁾		-0.5	7	V
Vo	Voltage applied to any output in the high-impedance or power-off state ⁽²⁾		-0.5	7	V
Vo	Output voltage ^{(2) (3)}		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		– 50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 ⁽¹⁾		
V _(ESD)		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±2000	V

(1) AEC Q100-002 indicate that HBM stressing shall be in accordrance with the ANSI/ESDA/JEDEC JS-001 specification.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5 V maximum.

6.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	V	
		V _{CC} = 2 V	1.5			
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V	
VIН	nigir-ievei iriput voitage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7			
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7			
		V _{CC} = 2 V		0.5		
\/	Low lovel input voltage	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V	
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	V	
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3		
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V _{CC}	V	
	High-level output current	V _{CC} = 2 V		-50	μA	
		V _{CC} = 2.3 V to 2.7 V		-2		
I _{OH}		V _{CC} = 3 V to 3.6 V		-6	mA	
		V _{CC} = 4.5 V to 5.5 V		1.5 V _{CC} × 0.7 V _{CC} × 0.7 V _{CC} × 0.7 0.5 V _{CC} × 0.3 V _{CC} × 0.3 V _{CC} × 0.3 0 0 5.5 0 V _{CC} × 0.3 -50 -2		
		V _{CC} = 2 V		50	μA	
	Low lovel output ourrent	V _{CC} = 2.3 V to 2.7 V		2		
l _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA	
		V _{CC} = 4.5 V to 5.5 V		12		
		V _{CC} = 2.3 V to 2.7 V		200		
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V	
		V _{CC} = 4.5 V to 5.5 V		20		
T _A	Operating free-air temperature	•	-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*.

6.4 Thermal Information

		SN74LV164A-Q1	
	THERMAL METRIC(1)	BQA (WQFN)	UNIT
		14 PINS	_
$R_{\theta JA}$	Junction-to-ambient thermal resistance	88.3	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	90.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	56.8	°C/W
Ψлт	Junction-to-top characterization parameter	9.9	
ΨЈВ	Junction-to-board characterization parameter	56.7	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	33.4	

⁽¹⁾ For more information about traditional and new thermal metrics, see IC Package Thermal Metrics

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS V _{CC}	_40°C	UNIT	
PARAMETER	TEST CONDITIONS	MIN TYP		TYP MA	X
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1		
V _{OH}	I _{OH} = -2 mA	2.3 V	2		V
	I _{OH} = -6 mA	A 3 V 2.48			
	I _{OH} = -12 mA	4.5 V	3.8		
	Ι _{ΟL} = 50 μΑ	2 V to 5.5 V		C	.1
V _{OL}	I _{OL} = 2 mA	2.3 V		C	.4 V
	I _{OL} = 6 mA	3 V		0.4	4
	I _{OL} = 12 mA	4.5 V		0.8	55
II	V _I = 5.5 V or GND	0 to 5.5 V		:	:1 μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5			20 μA
I _{off}	V _I or V _O = 0 to 5.5 V	0			5 μΑ
Ci	V _I = V _{CC} or GND	3.3 V		2.2	pF

6.6 Timing Requirements: V_{CC} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

			T _A = 25°0	;	-40°C to 125°C		UNIT
			MIN MAX MIN MA		MAX	UNIT	
	Pulse duration	CLR low	6		6.5		ns
'w	ruise duration	CLK high or low	6.5		7.5		
	Setup time	Data before CLK↑	6.5		8.5		ns
l _{su}		CLR inactive	3		3		
t _h	Hold time	Data after CLK↑	-0.5		0		ns

6.7 Timing Requirements: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

				, ,	,		
			T _A = 25°	3	-40°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLR low	5		5		ns
I _W		CLK high or low	5		5		
	Setup time	Data before CLK↑	5		6		ns
t _{su}		CLR inactive	2.5		2.5		
t _h	Hold time	Data after CLK↑	0		0		ns

6.8 Timing Requirements: $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

			T _A = 25°C -40°C to 125°C		,C	UNIT	
			MIN	MAX	MIN	MIN MAX	
	Pulse duration	CLR low	5		5		ns
ı,		CLK high or low	5		5		
	Setup time	Data before CLK↑	4.5		4.5		- ns
L _{Su}		CLR inactive	2.5		2.5		
t _h	Hold time	Data after CLK↑	1		1		ns

6.9 Switching Characteristics: V_{CC} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	LOAD	Т	A = 25°C		-40°C to 12	25°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII
f			C _L = 15 pF	55	105		50		MHz
Imax			C _L = 50 pF	45	85		40		IVIIIZ
t _{pd}	CLK	Q	C _L = 15 pF		9.2	17.6	1	21	ns
t _{PHL}	CLR	Q	OL = 15 pr		8.6	16	1	18.5	115
t _{pd}	CLK	Q	C _L = 50 pF		11.5	21.1	1	25	ns
t _{PHL}	CLR	Q	OL = 50 pF		10.8	19.5	1	22.5	115

6.10 Switching Characteristics: V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	LOAD	T,	_A = 25°C		-40°C to 12	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX		
f			C _L = 15 pF	80	155		65		MHz	
Imax			C _L = 50 pF	50	120		45		IVITZ	
t _{pd}	CLK	Q	C = 15 pF		6.4	12.8	1	16		
t _{PHL}	CLR	Q	C _L = 15 pF		6	12.8	1	16	ns	
t _{pd}	CLK	Q	C = 50 pE		8.3	16.3	1	19.5	no	
t _{PHL}	CLR	Q	$C_L = 50 \text{ pF}$		7.9	16.3	1	19.5	ns	

6.11 Switching Characteristics: $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

FROM		то	LOAD	T _A = 25°C			_40°C to 1	25°C	LINIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
f			C _L = 15 pF	125	220		95		MHz
Imax			C _L = 50 pF	85	165		65		IVI⊓∠
t _{pd}	CLK	Q	C = 15 pE		4.5	9	1	11.5	
t _{PHL}	CLR	Q	C _L = 15 pF		4.2	8.6	1	11	ns
t _{pd}	CLK	Q	C _L = 50 pF		6	11	1	13	no
t _{PHL}	CLR	Q	- O _L = 50 pF		5.8	10.6	1	13	ns

6.12 Noise Characteristics(1)

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

	PARAMETER	SN7	SN74LV164A-Q1				
	PARAMETER	MIN	TYP	MAX	UNIT		
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.28	0.8	V		
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.22	-0.8	V		



 V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C

	PARAMETER	SN74	SN74LV164A-Q1			
	PARAMETER	MIN	TYP	MAX	UNIT	
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.09		V	
V _{IH(D)}	High-level dynamic input voltage	2.31			V	
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V	

(1) Characteristics are for surface-mount packages only.

6.13 Operating Characteristics

T_A = 25°C

	PARAMETER	TEST C	ONDITIONS	V _{cc}	TYP	UNIT
	Power dissipation capacitance	$C_1 = 50 \text{ pF},$	f = 10 MHz	3.3 V	48.1	nE
C _F	rowei dissipation capacitatice	$C_L = 50 \text{ pF},$	I - IU WITZ	5 V	47.5	p⊦






Figure 6-1. Typical Clear, Shift, and Clear Sequences




6.14 Typical Characteristics







7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms


8 Detailed Description

8.1 Overview

The SN74LV164A-Q1 devices are 8-bit parallel-out serial shift registers designed for 2-V to 5.5-V V_{CC} operation.

These devices feature NAND-gated serial (A and B) inputs and an asynchronous clear ($\overline{\text{CLR}}$) input. The gated serial inputs permit complete control over incoming data, as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input.

8.2 Functional Block Diagram



Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.

8.3 Feature Description

The wide operating range allows the device to be used in a variety of systems that use different logic levels. The low propagation delay allows fast switching and higher speeds of operation. In addition, the low ground bounce stabilizes the performance of non-switching outputs while another output is switching.

8.4 Device Functional Modes

Table 8-1. Function Table (1)(2)

		ubio (, a		40.0					
	INP	UTS		OUTPUTS						
CLR	CLK	Α	В	Q_A	Q _B		Q _H			
L	X	Х	Х	L	L		L			
Н	L	Χ	X	Q_{A0}	Q_{B0}		Q_{H0}			
Н	↑	Н	Н	Н	Q_{An}		Q_{Gn}			
Н	↑	L	X	L	Q_{An}		Q_{Gn}			
Н	↑	Χ	L	L	Q_{An}		Q_{Gn}			

- Q_{A0}, Q_{B0}, Q_{H0} = the level of Q_A, Q_B, or Q_H, respectively, before the indicated steady-state input conditions were established.
- (2) Q_{An}, Q_{Gn} = the level of Q_A or Q_G before the most recent ↑ transition of the clock: indicates a 1-bit shift.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV164A-Q1 is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low-drive and slow-edge rates will minimize overshoot and undershoot on the outputs.

9.2 Typical Application




Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so consider routing and load conditions to prevent ringing.

9.2.2 Detailed Design Procedure

- Recommended input conditions:
 - Rise time and fall time specs. See ($\Delta t/\Delta V$) in *Recommended Operating Conditions*.
 - Specified high and low level. See (V_{IH} and V_{II}) in Recommended Operating Conditions.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- · Recommended output conditions:
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

9.2.3 Application Curves




Figure 9-2. Application Timing Diagram

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor and if there are multiple V_{CC} terminals then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close as possible to the power terminal for best results.



11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

11.2 Layout Example



Figure 11-1. Layout Example



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 16-Dec-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LV164AQWBQARQ1	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVA164	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV164A-Q1:

PACKAGE OPTION ADDENDUM

www.ti.com 16-Dec-2022

● Catalog : SN74LV164A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Dec-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV164AQWBQARQ1	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1

www.ti.com 19-Dec-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV164AQWBQARQ1	WQFN	BQA	14	3000	210.0	185.0	35.0

2.5 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated